SST25PF020B
2 Mbit 2.3-3.6V SPI Serial Flash
Features
• Single Voltage Read and Write Operations
- 2.3-3.6V
• Serial Interface Architecture
- SPI Compatible: Mode 0 and Mode 3
• High Speed Clock Frequency
- 80 MHz (2.7-3.6V operation)
- 50 MHz (2.3-2.7V operation)
• Superior Reliability
- Endurance: 100,000 Cycles (typical)
- Greater than 100 years Data Retention
• Low Power Consumption:
- Active Read Current: 10 mA (typical)
- Standby Current: 5 µA (typical)
• Flexible Erase Capability
- Uniform 4 KByte sectors
- Uniform 32 KByte overlay blocks
- Uniform 64 KByte overlay blocks
• Fast Erase and Byte-Program:
- Chip-Erase Time: 35 ms (typical)
- Sector-/Block-Erase Time: 18 ms (typical)
- Byte-Program Time: 7 µs (typical)
• Auto Address Increment (AAI) Programming
- Decrease total chip programming time over
Byte-Program operations
• End-of-Write Detection
- Software polling the BUSY bit in Status Register
- Busy Status readout on SO pin in AAI Mode
• Hold Pin (HOLD#)
- Suspends a serial sequence to the memory
without deselecting the device
• Write Protection (WP#)
- Enables/Disables the Lock-Down function of
the status register
• Software Write Protection
- Write protection through Block-Protection bits
in status register
• Temperature Range
- Commercial: 0°C to +70°C
• Packages Available
- 8-lead SOIC (150 mils)
- 8-contact WSON (6mm x 5mm)
- 8-contact USON (3mm x 2mm)
• All non-Pb (lead-free) devices are RoHS compliant
Product Description
The 25 series Serial Flash family features a four-wire,
SPI-compatible interface that allows for a low pin-count
package which occupies less board space and ulti-
mately lowers total system costs. The SST25PF020B
devices are enhanced with improved operating fre-
quency and even lower power consumption.
SST25PF020B SPI serial flash memories are manu-
factured with proprietary, high-performance CMOS
SuperFlash technology. The split-gate cell design and
thick-oxide tunneling injector attain better reliability and
manufacturability compared with alternate approaches.
The SST25PF020B devices significantly improve per-
formance and reliability, while lowering power con-
sumption. The devices write (Program or Erase) with a
single power supply of 2.3-3.6V for SST25PF020B.
The total energy consumed is a function of the applied
voltage, current, and time of application. Since for any
given voltage range, the SuperFlash technology uses
less current to program and has a shorter erase time,
the total energy consumed during any Erase or Pro-
gram operation is less than alternative flash memory
technologies.
The SST25PF020B device is offered in 8-lead SOIC
(150 mils), 8-contact WSON (6mm x 5mm), and 8-con-
tact USON (3mm x 2mm) packages. See
Figure 2-1
for
pin assignments.
2012 Microchip Technology Inc.
DS25135A-page 1
SST25PF020B
1.0
FUNCTIONAL BLOCK DIAGRAM
Address
Buffers
and
Latches
X - Decoder
SuperFlash
Memory
Y - Decoder
Control Logic
I/O Buffers
and
Data Latches
Serial Interface
CE#
SCK
SI
SO
WP#
HOLD#
25135 B1.0
FIGURE 1-1:
FUNCTIONAL BLOCK DIAGRAM
DS25135A-page 2
2012 Microchip Technology Inc.
SST25PF020B
2.0
PIN DESCRIPTION
CE#
SO
WP#
VSS
1
2
8
7
VDD
HOLD#
SCK
SI
CE#
SO
WP#
VSS
1
8
VDD
HOLD#
SCK
SI
2
7
Top View
3
4
6
5
3
Top View
6
4
5
8-Lead SOIC
25135 08-soic S2A P1.0
8-Contact WSON
25135 08-wson QA P2.0
CE#
SO
WP#
VSS
1
8
VDD
HOLD#
SCK
SI
2
Top View
7
3
6
4
5
8-Contact USON
25135 08-uson Q3A P1.0
FIGURE 2-1:
TABLE 2-1:
Symbol
SCK
PIN ASSIGNMENTS
PIN DESCRIPTION
Pin Name
Serial Clock
Functions
To provide the timing of the serial interface.
Commands, addresses, or input data are latched on the rising edge of the clock
input, while output data is shifted out on the falling edge of the clock input.
To transfer commands, addresses, or data serially into the device.
Inputs are latched on the rising edge of the serial clock.
To transfer data serially out of the device.
Data is shifted out on the falling edge of the serial clock.
Outputs Flash busy status during AAI Programming when reconfigured as RY/BY#
pin. See
“Hardware End-of-Write Detection” on page 11
for details.
The device is enabled by a high to low transition on CE#. CE# must remain low for
the duration of any command sequence.
The Write Protect (WP#) pin is used to enable/disable BPL bit in the status register.
To temporarily stop serial communication with SPI flash memory without resetting
the device.
To provide power supply voltage: 2.3-3.6V for SST25PF020B
SI
SO
Serial Data Input
Serial Data Output
CE#
WP#
HOLD#
V
DD
V
SS
Chip Enable
Write Protect
Hold
Power Supply
Ground
2012 Microchip Technology Inc.
DS25135A-page 3
SST25PF020B
3.0
MEMORY ORGANIZATION
used to select the device, and data is accessed through
the Serial Data Input (SI), Serial Data Output (SO), and
Serial Clock (SCK).
The SST25PF020B supports both Mode 0 (0,0) and
Mode 3 (1,1) of SPI bus operations. The difference
between the two modes, as shown in
Figure 4-1,
is the
state of the SCK signal when the bus master is in
Standby mode and no data is being transferred. The
SCK signal is low for Mode 0 and SCK signal is high for
Mode 3. For both modes, the Serial Data In (SI) is sam-
pled at the rising edge of the SCK clock signal and the
Serial Data Output (SO) is driven after the falling edge
of the SCK clock signal.
The SST25PF020B SuperFlash memory array is orga-
nized in uniform 4 KByte erasable sectors with 32
KByte overlay blocks and 64 KByte overlay erasable
blocks.
4.0
DEVICE OPERATION
The SST25PF020B is accessed through the SPI (Serial
Peripheral Interface) bus compatible protocol. The SPI
bus consist of four control lines; Chip Enable (CE#) is
CE#
MODE 3
MODE 3
MODE 0
SCK
SI
SO
MODE 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
DON'T CARE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
25135 SPIprot.0
HIGH IMPEDANCE
FIGURE 4-1:
SPI PROTOCOL
4.1
Hold Operation
low state, then the device exits in Hold mode when the
SCK next reaches the active low state. See
Figure 4-2
for Hold Condition waveform.
Once the device enters Hold mode, SO will be in high-
impedance state while SI and SCK can be V
IL
or V
IH.
If CE# is driven high during a Hold condition, the device
returns to Standby mode. As long as HOLD# signal is
low, the memory remains in the Hold condition. To
resume communication with the device, HOLD# must
be driven active high, and CE# must be driven active
low. See
Figure 4-2
for Hold timing.
The HOLD# pin is used to pause a serial sequence
underway with the SPI flash memory without resetting
the clocking sequence. To activate the HOLD# mode,
CE# must be in active low state. The HOLD# mode
begins when the SCK active low state coincides with
the falling edge of the HOLD# signal. The HOLD mode
ends when the HOLD# signal’s rising edge coincides
with the SCK active low state.
If the falling edge of the HOLD# signal does not coin-
cide with the SCK active low state, then the device
enters Hold mode when the SCK next reaches the
active low state. Similarly, if the rising edge of the
HOLD# signal does not coincide with the SCK active
SCK
HOLD#
Active
Hold
Active
Hold
Active
25135 HoldCond.0
FIGURE 4-2:
HOLD CONDITION WAVEFORM
DS25135A-page 4
2012 Microchip Technology Inc.
SST25PF020B
4.2
Write Protection
4.2.1
WRITE PROTECT PIN (WP#)
The Write Protect (WP#) pin enables the lock-down
function of the BPL bit (bit 7) in the status register.
When WP# is driven low, the execution of the Write-
Status-Register (WRSR) instruction is determined by
the value of the BPL bit (see
Table 4-1).
When WP# is
high, the lock-down function of the BPL bit is disabled.
SST25PF020B provides software Write protection. The
Write Protect pin (WP#) enables or disables the lock-
down function of the status register. The Block-Protec-
tion bits (BP1, BP0, and BPL) in the status register, and
the Top/Bottom Sector Protection Status bits (TSP and
BSP) in Status Register 1, provide Write protection to
the memory array and the status register. See
Table 4-
4
for the Block-Protection description.
TABLE 4-1:
WP#
L
L
H
CONDITIONS TO EXECUTE WRITE-STATUS-REGISTER (WRSR) INSTRUCTION
BPL
1
0
X
Execute WRSR Instruction
Not Allowed
Allowed
Allowed
4.3
Status Register
During an internal Erase or Program operation, the sta-
tus register may be read only to determine the comple-
tion of an operation in progress.
Table 4-2
describes
the function of each bit in the software status register.
The software status register provides status on
whether the flash memory array is available for any
Read or Write operation, whether the device is Write
enabled, and the state of the Memory Write protection.
TABLE 4-2:
Bit
0
1
2
3
4:5
6
Name
BUSY
WEL
BP0
BP1
RES
AAI
SOFTWARE STATUS REGISTER
Function
1 = Internal Write operation is in progress
0 = No internal Write operation is in progress
1 = Device is memory Write enabled
0 = Device is not memory Write enabled
Indicates current level of block write protection (See
Table 4-4)
Indicates current level of block write protection (See
Table 4-4)
Reserved for future use
Auto Address Increment Programming status
1 = AAI programming mode
0 = Byte-Program mode
1 = BP1, BP0 are read-only bits
0 = BP1, BP0 are read/writable
Default at
Power-up
0
0
1
1
0
0
Read/Write
R
R
R/W
R/W
N/A
R
7
BPL
0
R/W
2012 Microchip Technology Inc.
DS25135A-page 5
淘e淘
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
