电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LVC2G14FX4-7

产品描述Inverters Dual Schmitt Trigg 1.65V to 5.5V
产品类别逻辑    逻辑   
文件大小502KB,共14页
制造商Diodes Incorporated
标准
下载文档 详细参数 选型对比 全文预览

74LVC2G14FX4-7在线购买

供应商 器件名称 价格 最低购买 库存  
74LVC2G14FX4-7 - - 点击查看 点击购买

74LVC2G14FX4-7概述

Inverters Dual Schmitt Trigg 1.65V to 5.5V

74LVC2G14FX4-7规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Diodes Incorporated
零件包装代码DFN
包装说明DFN-6
针数6
Reach Compliance Codecompliant
Factory Lead Time18 weeks
系列LVC/LCX/Z
JESD-30 代码R-PBGA-B6
JESD-609代码e4
长度1.4 mm
逻辑集成电路类型INVERTER
湿度敏感等级1
功能数量2
输入次数1
端子数量6
最高工作温度125 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码VFBGA
封装形状RECTANGULAR
封装形式GRID ARRAY, VERY THIN PROFILE, FINE PITCH
传播延迟(tpd)12 ns
座面最大高度0.4 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)1.65 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级AUTOMOTIVE
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式BALL
端子节距0.5 mm
端子位置BOTTOM
宽度0.9 mm

文档预览

下载PDF文档
74LVC2G14
DUAL SCHMITT TRIGGER INVERTERS
Description
The 74LVC2G14 is a dual Schmitt trigger inverter gate with
standard push-pull outputs. The device is designed for operation
with a power supply range of 1.65V to 5.5V. The inputs are
tolerant to 5.5V allowing this device to be used in a mixed voltage
environment. The device is fully specified for partial power down
applications using I
OFF
. The I
OFF
circuitry disables the output
preventing damaging current backflow when the device is powered
down.
The gate performs the positive Boolean function:
Pin Assignments
( Top View )
1A 1
GND 2
2A 3
SOT26 / 363
( Top View)
1A
( Bottom View )
2A 3
4 2Y
5 Vcc
6 1Y
( Top View )
1A
1
6 1Y
5 Vcc
4 2Y
GND 2
2A 3
GND
2A
1
2
3
6
5
( Top View )
6 1Y
5 Vcc
4 2Y
1A
GND
2A
1
2
3
6 1Y
5 Vcc
4 2Y
X2-DFN1410-6
1Y
Vcc
2Y
Y
½
A
4
X1-DFN1010-6
Features
Wide Supply Voltage Range from 1.65V to 5.5V
±24mA Output Drive at 3.0V
CMOS Low Power Consumption
IOFF Supports Partial-Power-Down Mode Operation
Inputs Accept up to 5.5V
ESD Protection Tested per JESD 22
Exceeds 200-V Machine Model (A115)
Exceeds 2000-V Human Body Model (A114)
Exceeds 1000-V Charged Device Model (C101)
GND 2
1A 1
DFN1409
Chip Scale
Alternative
X2-DFN1010-6
Applications
Voltage Level Shifting
General Purpose Logic
Power Down Signal Isolation
Wide Array of Products Such As:
PCs, Networking, Notebooks, Netbooks, Tablets
Computer Peripherals, Hard Drives, SSD, CD/DVD ROM
TV, DVD, DVR, Set Top Box
Cell Phones, Personal Navigation / GPS
MP3 Players ,Cameras, Video Recorders
Latch-Up Exceeds 100mA per JESD 78, Class I
DFN1409 Package Designed as a Direct Replacement for Chip
Scale Packaging
Range of Package Options SOT26, SOT363, X1-DFN1010-6,
X2-DFN1010-6, X2-DFN1409-6, and X2-DFN1410-6
Leadless Packages Named per JESD30E
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
Halogen and Antimony Free. “Green” Device (Note 3)
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green"
and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and
<1000ppm antimony compounds.
74LVC2G14
Document number: DS35163 Rev. 6 - 2
1 of 14
www.diodes.com
March 2015
© Diodes Incorporated

74LVC2G14FX4-7相似产品对比

74LVC2G14FX4-7 74LVC2G14W6-7
描述 Inverters Dual Schmitt Trigg 1.65V to 5.5V Inverters LVC 2 Gates LOGIC
是否Rohs认证 符合 符合
厂商名称 Diodes Incorporated Diodes Incorporated
零件包装代码 DFN SOT
包装说明 DFN-6 LSSOP,
针数 6 6
Reach Compliance Code compliant compliant
Factory Lead Time 18 weeks 19 weeks
系列 LVC/LCX/Z LVC/LCX/Z
JESD-30 代码 R-PBGA-B6 R-PDSO-G6
JESD-609代码 e4 e3
长度 1.4 mm 2.85 mm
逻辑集成电路类型 INVERTER INVERTER
湿度敏感等级 1 1
功能数量 2 2
输入次数 1 1
端子数量 6 6
最高工作温度 125 °C 125 °C
最低工作温度 -40 °C -40 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 VFBGA LSSOP
封装形状 RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, VERY THIN PROFILE, FINE PITCH SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
传播延迟(tpd) 12 ns 12 ns
座面最大高度 0.4 mm 1.35 mm
最大供电电压 (Vsup) 5.5 V 5.5 V
最小供电电压 (Vsup) 1.65 V 1.65 V
标称供电电压 (Vsup) 3.3 V 3.3 V
表面贴装 YES YES
技术 CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE
端子面层 Nickel/Palladium/Gold (Ni/Pd/Au) Matte Tin (Sn)
端子形式 BALL GULL WING
端子节距 0.5 mm 0.95 mm
端子位置 BOTTOM DUAL
宽度 0.9 mm 1.6 mm

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 488  2099  1594  2258  1186  34  55  42  16  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved