电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS62WV6416ALL-55BI-TR

产品描述SRAM 1M (64Kx16) 55ns Async SRAM
产品类别存储   
文件大小230KB,共17页
制造商ISSI(芯成半导体)
官网地址http://www.issi.com/
下载文档 详细参数 全文预览

IS62WV6416ALL-55BI-TR在线购买

供应商 器件名称 价格 最低购买 库存  
IS62WV6416ALL-55BI-TR - - 点击查看 点击购买

IS62WV6416ALL-55BI-TR概述

SRAM 1M (64Kx16) 55ns Async SRAM

IS62WV6416ALL-55BI-TR规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
ISSI(芯成半导体)
产品种类
Product Category
SRAM
RoHSN
系列
Packaging
Reel
Moisture SensitiveYes
工厂包装数量
Factory Pack Quantity
2500

文档预览

下载PDF文档
IS62WV6416ALL
IS62WV6416BLL
64K x 16 LOW VOLTAGE,
ULTRA LOW POWER CMOS STATIC RAM
FEATURES
• High-speed access time: 45ns, 55ns
• CMOS low power operation:
30 mW (typical) operating
15 µW (typical) CMOS standby
• TTL compatible interface levels
• Single power supply
1.7V--2.2V V
DD
(62WV6416ALL)
2.5V--3.6V V
DD
(62WV6416BLL)
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
• 2CS Option Available
• Lead-free available
JANUARY 2008
DESCRIPTION
The
ISSI
IS62WV6416ALL/ IS62WV6416BLL are high-
speed, 1M bit static RAMs organized as 64K words by 16
bits. It is fabricated using
ISSI
's high-performance CMOS
technology. This highly reliable process coupled with
innovative circuit design techniques, yields high-
performance and low power consumption devices.
When
CS1
is HIGH (deselected) or when CS2 is LOW
(deselected) or when
CS1
is LOW, CS2 is HIGH and both
LB
and
UB
are HIGH, the device assumes a standby mode
at which the power dissipation can be reduced down with
CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs. The active LOW Write Enable
(WE) controls both writing and reading of the memory. A
data byte allows Upper Byte (UB) and Lower Byte (LB)
access.
The IS62WV6416ALL and IS62WV6416BLL are packaged
in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and
44-Pin TSOP (TYPE II).
FUNCTIONAL BLOCK DIAGRAM
A0-A15
DECODER
64K x 16
MEMORY ARRAY
V
DD
GND
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
I/O
DATA
CIRCUIT
COLUMN I/O
CS2
CS1
OE
WE
UB
LB
CONTROL
CIRCUIT
Copyright © 2008 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com
Rev. C
01/14/08
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2401  1614  1169  1454  2322  49  33  24  30  47 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved