19-4973; Rev 2; 4/12
TION KIT
EVALUA BLE
AVAILA
8.5Gbps Quad Equalizer and
Preemphasis Driver
Features
S
S
S
S
Up to 8.5Gbps NRZ Data Speed
Receive Equalization Up to 30in FR4
Preemphasis Drive Up to 30in FR4
Global and Individual Programming of
Preemphasis, Output Drive Levels, Polarity
Inversion, and Offset Cancellation
Signal Detect and Internal Output Squelch
Compliant with SAS-2 and SATA Revision 3 OOB
Coding Independent, 8B/10B, 64B/66B,
Scrambled, and Others
Differential CML Data-Output Drive
I
2
C Serial Interface and Pin Programmable
Software Power-Down of Unused Outputs
0.5W Typical Power Dissipation for Drive Level 1
at V
CC
= 2.5V
High-Performance, Lead-Free, 7mm x 7mm, 48-Pin
TQFN Package
General Description
The MAX3987 is a 4-channel receive and transmit equal-
izer (EQ). It compensates for transmission medium
losses encountered with FR4 stripline/microstrip and/or
high-speed cable. The device can be used at the begin-
ning, middle, or end of a channel. The input equalization
requires no setting, and the output preemphasis (PE) is
programmable.
For each channel, the preemphasis level, output drive
level, output polarity, and powering down of unused out-
puts are programmable through an I
2
C serial interface. It
can also be configured globally through pins.
The device operates from a 2.5V or 3.3V supply, and is
packaged in a 7mm x 7mm, 48-pin TQFN.
MAX3987
S
S
S
S
S
S
S
S
Applications
Preemphasis and Receive Equalization
Redrive
FR4 and Cable Equalization
XAUI and XAUI2, Fibre Channel, Interlaken,
InfiniBand
TM/SM
, SAS-2 and SATA Revision 3 OOB
PCIe
®
Compatible
InfiniBand is a trademark/service mark of InfiniBand Trade
Association.
PCIe is a registered trademark of PCI-SIG Corp.
Ordering Information
PART
MAX3987ETM+
TEMP RANGE
-40NC to +85NC
PIN-PACKAGE
48 TQFN-EP*
+Denotes
a lead(Pb)-free/RoHS-compliant package.
*EP
= Exposed pad.
Typical Application Circuit
MAX3987
AS AN
EQUALIZER
FABRIC
CARD
BACKPLANE
MIDPLANE
LINE
CARD
Rx
Tx
SerDes
SerDes
Tx
Rx
2in < L < 30in
MAX3987
AS A DRIVER
2in < L < 30in
_______________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
8.5Gbps Quad Equalizer and
Preemphasis Drive
MAX3987
ABSOLUTE MAXIMUM RATINGS
Termination Supply Voltage Range .....................-0.5V to +3.9V
Signal Voltage Range on Any One
Signal Wire (TTL) ................................. -0.5V to (V
CC
+ 0.3V)
Signal Voltage Range on Any One
Signal Wire (CML) ................................ -0.5V to (V
CC
+ 0.3V)
CML Output Loading (Shorted to Ground) ........................90mA
Operating Ambient Temperature Range ........... -40NC to +85NC
Continuous Power Dissipation (T
A
= +70NC)
48-Pin TQFN (derate 27.8mW/NC above +70NC) ............2.22W
Storage Ambient Temperature Range ............. -65NC to +150NC
ESD Human Body Model, Any Pin .................................
Q2000V
Lead Temperature (soldering, 10s) ................................+300NC
Soldering Temperature (reflow) ......................................+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
SPECIFICATION TABLES
(Typical values measured at V
CC
= 3.3V, T
A
= +25NC, unless otherwise specified.)
OPERATING CONDITIONS
PARAMETER
Supply Voltage
(Note 1)
Operating Ambient
Temperature
Supply Noise Tolerance
AC Common-Mode Noise at the
Input
Bit Rate
CID
Time to Reach 50% Mark/Space
Ratio
DC-Blocking Capacitor
2.5V supply
3.3V supply
2.5V supply
3.3V supply
100kHz < f < 200MHz
2MHz < f < 200MHz
NRZ data (Note 2)
Consecutive identical digits (bits)
For continuous traffic
For bursty traffic such as SAS/SATA
CONDITIONS
MIN
2.375
2.97
0
-40
TYP
2.5
3.3
+25
+25
50
150
8.5
100
1
12
MAX
2.625
3.63
+85
+85
UNITS
V
NC
mV
P-P
mV
P-P
Gbps
Bits
Fs
nF
SUPPLY CHARACTERISTICS: 2.5V
PARAMETER
Supply Voltage
SYMBOL
V
CC
Four outputs in level 3 drive; squelch
turned on
Four outputs in level 3 drive; squelch
turned off
Four outputs in level 2 drive; squelch
turned on
Four outputs in level 2 drive; squelch
turned off
Four outputs in level 1 drive; squelch
turned on
Four outputs in level 1 drive; squelch
turned off
Inrush Current
Power-On Delay
2
DI
CC
t
POWERON
(Note 3)
(Note 3)
CONDITIONS
MIN
-5%
TYP
2.5
320
306
286
271
235
221
MAX
+5%
385
365
340
mA
325
280
265
+10
100
%
ms
UNITS
V
Supply Current
I
CC
______________________________________________________________________________________
8.5Gbps Quad Equalizer and
Preemphasis Drive
SUPPLY CHARACTERISTICS: 3.3V
PARAMETER
Supply Voltage
SYMBOL
V
CC
Four outputs in level 3 drive; squelch
turned on
Four outputs in level 3 drive; squelch
turned off
Four outputs in level 2 drive; squelch
turned on
Four outputs in level 2 drive; squelch
turned off
Four outputs in level 1 drive; squelch
turned on
Four outputs in level 1 drive; squelch
turned off
Inrush Current
Power-On Delay
DI
CC
t
POWERON
(Note 3)
(Note 3)
CONDITIONS
MIN
-10%
TYP
3.3
370
354
334
318
272
257
MAX
+10%
445
430
405
mA
390
330
315
+10
100
%
ms
UNITS
V
MAX3987
Supply Current
I
CC
LVCMOS INPUT
(ADDR[4:1], I2C_EN, SDSF, SQ, OC_EN, TX_EN, TX_LV0, TX_LV1, TX_PE0, TX_PE1, RESET, TEST.)
PARAMETER
Input-Voltage High
Input-Voltage Low
Input Current
SYMBOL
V
IH
V
IL
I
IH,
I
IL
CONDITIONS
V
CC
= 2.5V ±5%, 3.3V
±10%
V
CC
= 2.5V
±5%,
3.3V ±10%
V
IN
= V
CC
or GND
MIN
0.7 x
V
CC
-0.3
-200
TYP
MAX
V
CC
+
0.3
0.3 x
V
CC
+200
UNITS
V
V
FA
HIGH-SPEED INPUTS
PARAMETER
Propagation Delay from Any
Input to Any Output
Output Channel-to-Channel
Delay Skew
Input Sensitivity at the Device
Pin (Note 5)
SYMBOL
t
PD
t
SKEW
V
SENSITIVITY
(Point B in
Figure 2)
CONDITIONS
Output at level 3
Output at level 3 (Note 4)
Offset cancellation off
Offset cancellation on
Less than 2in FR4 at the output; max
reach 24in FR4; Maxim stress pattern
(Note 8)
Less than 2in FR4 at the output; max
reach 30in FR4; PRBS7 pattern
MIN
TYP
250
20
40
75
mV
P-P
50
MAX
UNITS
ps
ps
Residual Deterministic Jitter:
6.5Gbps (Notes 6, 7, 9)
0.1
0.2
UI
DJ
RX
0.07
_______________________________________________________________________________________
3
8.5Gbps Quad Equalizer and
Preemphasis Drive
MAX3987
HIGH-SPEED INPUTS (continued)
PARAMETER
SYMBOL
CONDITIONS
Less than 2in FR4 at the output; max
reach 24in FR4; Maxim stress pattern
(Note 8)
Less than 2in FR4 at the output; max
reach 24in FR4; PRBS7 pattern
Less than 2in FR4 at the output; max
reach 20in FR4; Maxim stress pattern
(Note 8)
Less than 2in FR4 at the output; max
reach 20in FR4; PRBS7 pattern
SDL = 0
V
SQ_DEAS_S
SDL = 1 (default state)
SDL = 0
V
SQ_DEAS_F
SDL = 1 (default state)
SDL = 0
V
SQ_AS_S
SDL = 1 (default state)
SDL = 0
V
SQ_AS_F
SDL = 1 (default state)
Slow-signal detect and squelch is
enabled (Note 8)
Fast-signal detect and squelch is
enabled (Note 12)
Offset cancellation off
V
LAUNCH
Offset cancellation on
R
IN
SDD11
Between signal and V
CC
TQFN, 100MHz to 4.25GHz
200
50
17
1800
I
dB
400
120
200
ns
2.5
5.4
1800
mV
P-P
100
65
mV
P-P
50
mV
P-P
220
170
155
mV
P-P
MIN
TYP
0.12
MAX
0.26
UI
0.07
UNITS
Residual Deterministic Jitter:
7.5Gbps (Notes 6, 7, 9)
DJ
RX
Residual Deterministic Jitter:
8.5Gbps (Notes 6, 7, 9)
0.10
0.22
UI
DJ
RX
0.1
120
mV
P-P
Squelch-Deassert Voltage for
Slow Response Signal Detect
(Notes 8 to 11)
Squelch-Deassert Voltage for
Fast Response Signal Detect
(Notes 9, 11, 12, 13)
Squelch-Assert Voltage for Slow
Response Signal Detect
(Notes 8 to 11)
Squelch-Assert Voltage for Fast
Response Signal Detect
(Notes 9, 11, 12)
Signal Detect and Squelch
Delay (Note 14)
Voltage Input Swing Launched
Differentially at the Source
(Point A in Figure 2 before the
signal encountering any loss)
Input Resistance
Differential Input Return Loss
t
SD_SQ
4
______________________________________________________________________________________
8.5Gbps Quad Equalizer and
Preemphasis Drive
HIGH-SPEED OUTPUTS
PARAMETER
SYMBOL
CONDITIONS
PE = 00, up to 2in FR4; PE = 01, up to
10in FR4; PE = 10, up to 18in FR4;
PE = 11, up to 30in FR4; Maxim stress
pattern
PE = 00, up to 2in FR4; PE = 01, up to
10in FR4; PE = 10, up to 18in FR4;
PE = 11, up to 30in FR4; PRBS7 pattern
PE = 00, up to 2in FR4; PE = 01, up to
10in FR4; PE = 10, up to 16in FR4;
PE = 11, up to 24in FR4; Maxim stress
pattern
PE = 00, up to 2in FR4; PE = 01, up to
10in FR4; PE = 10, up to 16in FR4;
PE = 11, up to 24in FR4; PRBS7 pattern
PE = 00, up to 2in FR4; PE = 01, up to
10in FR4; PE = 10, up to 18in FR4; PE =
11, up to 24in FR4; Maxim stress pattern
PE = 00, up to 2in FR4; PE = 01, up to
10in FR4; PE = 10, up to 18in FR4; PE =
11, up to 24in FR4; PRBS7 pattern
20% to 80% of settled value; level 3
drive (Note 4)
When output is enabled; PE = 00;
V
CC
= 2.5V
Q5%
(Notes 4, 10)
When output is enabled; PE = 00;
V
CC
= 2.5V
Q5%
(Notes 4, 10)
When output is enabled; PE = 00;
V
CC
= 2.5V
Q5%
(Notes 4, 10)
When output is enabled; PE = 00;
V
CC
= 3.3V
Q10%
(Notes 4, 10)
When output is enabled; PE = 00;
V
CC
= 3.3V
Q10%
(Notes 4, 10)
When output is enabled; PE = 00;
V
CC
= 3.3V
Q10%
(Notes 4, 10)
When output is powered down; input at
7.5Gbps with D24.3 pattern
(Note 18)
(Note 19)
-25
30
530
740
900
530
750
900
600
840
1000
630
900
1100
MIN
TYP
MAX
UNITS
MAX3987
Residual Deterministic Jitter:
6.5Gbps
(Notes 6, 8, 9, 15, 16, 17)
0.15
0.20
UI
DJ
TX
0.09
Residual Deterministic Jitter:
7.5Gbps
(Notes 6, 8, 9, 15, 16, 17)
0.15
0.23
UI
DJ
TX
0.12
Residual Deterministic Jitter:
8.5Gbps
(Notes 6, 8, 9, 15, 16, 17)
0.10
0.15
UI
DJ
TX
0.06
Serial-Data Output Rise and
Fall Time
Differential Output Swing:
Level 1 Drive
Differential Output Swing:
Level 2 Drive
Differential Output Swing:
Level 3 Drive
Differential Output Swing:
Level 1 Drive
Differential Output Swing:
Level 2 Drive
Differential Output Swing:
Level 3 Drive
Differential Output Swing:
AC Output Disabled
AC Common-Mode Voltage
Change
DC Common-Mode Voltage
Change
t
R/
t
F
V
AC_OUT
V
AC_OUT
V
AC_OUT
V
AC_OUT
V
AC_OUT
V
AC_OUT
V
AC_OUT
V
AC_COM
V
DC_COM
50
660
930
1150
730
1050
1250
50
40
+25
ps
mV
P-P
mV
P-P
mV
P-P
mV
P-P
mV
P-P
mV
P-P
mV
P-P
mV
P-P
mV
P-P
_______________________________________________________________________________________
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
