austriamicrosystems AG
is now
ams AG
The technical content of this austriamicrosystems datasheet is still valid.
Contact information:
Headquarters:
ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten, Austria
Tel: +43 (0) 3136 500 0
e-Mail:
ams_sales@ams.com
Please visit our website at
www.ams.com
Datasheet
AS1372
350mA Dual Rail Linear Regulator
1 General Description
The AS1372 is a Dual Supply Rail Linear Regulator designed for
powering very-low voltage circuits from a single Li-Ion cell or 3 cell
NiMH batteries. In the typical post regulation application V
BIAS
is
directly connected to the battery (range 2.5V...5.5V) and V
IN
is
supplied by the output voltage of a host DC-DC Converter (range
0.7V...4.5V).
The device offers excellent dropout and transient features combined
with very low quiescent currents. In shutdown (Enable pin pulled
low), the device turns off and reduces quiescent current consumption
to 10nA (typ) at both V
BIAS
and V
IN
terminals.
In shutdown, a 100ohms (typ) discharge path is connected between
output and ground to provide rapid discharge of the overall load
capacitance connected to the AS1372 output terminal. Auto-
discharge minimizes the possibility that V
OUT
> V
IN
during
shutdown. When V
OUT
> V
IN
, reverse current flows through the
inherent body diode of the N-channel series pass transistor.
The AS1372 also features internal protection against over-
temperature, over-current and under-voltage conditions.
The device is available in a tiny 5-bump CS-WLP package and is
qualified for operation over the -40ºC to +85ºC temperature range.
2 Key Features
Input Voltage: 0.7V to 4.5V
Output Voltage: 0.5V to 2.2V in 100mV steps
Output Voltage Accuracy: ±1.5%
Dropout Voltage 135mV @ 350mA load
Max.
Load Transient
Response: ±15mV (typ)
Superior Efficiency
Low Shutdown Current: 10nA
The device is available in fixed output voltages from 0.5V up to 2.2V
in 100mV steps (50mV from 0.5V to 1.1V). See
Ordering Information
on page 18.
Figure 1. AS1372 - Typical Application Diagram
Te
c
www.austriamicrosystems.com/LDOs/AS1372
hn
ic a
al m
co s
A
nt G
en
ts
til
Noise Voltage: 50µV
RMS
High PSRR: >80dB @ 10Hz-1kHz, 60db @100kHz
from 10Hz to 100kHz
Integrated Overtemperature /
Chip Enable Input
Overcurrent Protection
Operating Temperature Range: -40ºC to +85ºC
5-bumps CS-WLP Package
3 Applications
The devices are ideal for powering cordless and mobile phones,
MP3 players, PDAs, hand-held computers, digital cameras, and any
other hand-held and/or battery-powered device.
Revision 1.4
lv
1 - 19
Output Current: 350mA
al
id
Bias Supply Voltage: 2.5V to 5.5V
AS1372
Datasheet - P i n A s s i g n m e n t s
4 Pin Assignments
Figure 2. Pin Assignments (Top View)
2
5
4
4.1 Pin Descriptions
Table 1. Pin Descriptions
Pin Number
1
2
3
4
5
Te
c
www.austriamicrosystems.com/LDOs/AS1372
hn
ic a
al m
co s
A
nt G
en
ts
til
Pin Name
VOUT
GND
EN
Description
Regulated Output Voltage.
Bypass this pin with a capacitor to GND.
Ground.
VBIAS
VIN
Bias Supply Voltage.
2.5V to 5.5V, Bypass this pin with a capacitor to GND.
Revision 1.4
Enable.
Pull this pin to low to disable the device. This pin has an internal 1.6M (typ) pull-down
resistor.
Unregulated Input Voltage.
0.7V to 4.5V, V
IN
V
BIAS
, Bypass this pin with a capacitor to GND.
lv
2 - 19
al
id
1
3
AS1372
Datasheet - A b s o l u t e M a x i m u m R a t i n g s
5 Absolute Maximum Ratings
Stresses beyond those listed in
Table 2
may cause permanent damage to the device. These are stress ratings only, and functional operation of
the device at these or any other conditions beyond those indicated in
Electrical Characteristics on page 4
is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Table 2. Absolute Maximum Ratings
Parameter
Electrical Parameters
VIN, VBIAS and EN to GND
VOUT to GND
Output Short-Circuit Duration
Latch-Up
Electrostatic Discharge
Electrostatic discharge (ESD)
Temperature Ranges and Storage Conditions
Thermal Resistance
JA
2
kV
-100
-0.3
-0.3
+6.5
V
IN
+ 0.3
Indefinite
+100
mA
JEDEC 78
V
V
Min
Max
Units
Notes
VIN < VBIAS or equal in operating conditions
HBM MIL-Std. 883E 3015.7
methods
Te
c
www.austriamicrosystems.com/LDOs/AS1372
hn
ic a
al m
co s
A
nt G
en
ts
til
95
ºC/W
Operating Temperature Range
Storage Temperature Range
Junction Temperature
-40
+85
ºC
-65
+150
ºC
+125
ºC
Package Body Temperature
+260
ºC
Revision 1.4
Junction-to-ambient thermal resistance is very
dependent on application and board-layout. In
situations where high maximum power dissipation
exists, special attention must be paid to thermal
dissipation during board design.
The reflow peak soldering temperature (body
temperature) specified is in accordance with
IPC/
JEDEC J-STD-020 “Moisture/Reflow Sensitivity
Classification for Non-Hermetic Solid State Surface
Mount Devices”.
The lead finish for Pb-free leaded packages is matte tin
(100% Sn).
lv
3 - 19
al
id
AS1372
Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s
6 Electrical Characteristics
All limits are guaranteed. The parameters with min and max values are guaranteed by production tests or SQC (Statistical Quality Control)
methods.
V
IN
= V
OUT
+ 0.2V, V
BIAS
= V
OUT
+ 1.5V (or 2.5V whichever is larger), EN = V
BIAS
, C
IN
= C
OUT
= C
BIAS
= 1µF, T
AMB
= -40ºC to +85ºC,
Typical values are at T
AMB
= +25ºC unless otherwise specified).
Table 3. Electrical Characteristics
Symbol
V
IN
V
BIAS
V
OUT
Parameter
Input Voltage
Bias Supply Voltage
Output Voltage
Available in 50mV or 100mV steps
(see Ordering Information on page 18)
I
OUT
= 100µA
Output Voltage Accuracy
V
OUT
> 1.2V
V
OUT(NOM)
- V
OUT
I
OUT
= 100µA to 350mA,
V
IN
= V
OUT(NOM)
+0.2V to 4.5V,
V
BIAS
= V
OUT(NOM)
+1.5V to 5.5V
I
OUT
= 100µA
I
OUT
= 100µA to 350mA,
V
IN
= V
OUT(NOM)
+0.2V to 4.5V,
V
BIAS
= V
OUT(NOM)
+1.5V to 5.5V
V
IN
= V
OUT(NOM)
+0.2V to 4.5V,
V
BIAS
= 5.5V,
I
OUT
= 100µA
Conditions
V
IN
V
BIAS
Min
0.7
2.5
0.5
-1.5
-2
Typ
Max
4.5
5.5
hn
ic a
al m
co s
A
nt G
en
ts
til
-2
+2
Output Voltage Accuracy
V
OUT
1.2V
-2.5
+2.5
Line Regulation V
IN
40
Line Regulation V
BIAS
Load Regulation
Output Current
Current Limit
1
V
OUT
/
V
IN
V
OUT
/
V
BIAS
V
LDR
I
OUT
I
LIM
V
BIAS
= V
OUT(NOM)
+1.5V to 5.5V,
I
OUT
= 100µA
I
OUT
= 1mA to 350mA
350
V
BIAS
= V
OUT
+ 1.5V, I
OUT
= 350mA
V
BIAS
= 5.5V, I
OUT
= 350mA
I
OUT
= 100mA
V
DROP
-V
IN
Output Voltage Dropout V
IN
V
BIAS
= V
OUT
+ 1.8V, I
OUT
= 350mA
V
DROP
-
V
BIAS
E
N
Output Voltage Dropout V
BIAS
Output Voltage Noise
V
OUT
1.2V, f = 10Hz to 100kHz
f = 100Hz
f = 1kHz
f = 10kHz
PSRR -V
IN
Power-Supply Rejection Ratio
Sine modulated V
IN
Te
c
f = 100kHz
f = 100Hz
f = 1kHz
f = 10kHz
f = 100kHz
PSRR -
V
BIAS
Power-Supply Rejection Ratio Sine
modulated V
BIAS
I
Q_VBIAS
I
Q_VIN
Quiescent Current into V
BIAS
Quiescent Current into V
IN
I
OUT
= 0mA
www.austriamicrosystems.com/LDOs/AS1372
Revision 1.4
lv
+1.5
+2
%
%
µV/V
µV/V
µV/mA
mA
mA
mV
100
6
500
115
110
1.1
50
135
1.5
V
µV
RMS
85
80
60
70
dB
75
60
50
50
40
6.5
75
10
µA
dB
4 - 19
al
2.2
V
id
Units
V
V
综合技术交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
