电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SiT3701AC-34-33C-4.00000Y

产品描述VCXO Oscillators 40MHz 3.3Volts APR60 100ppm -20C +70C
产品类别无源元件   
文件大小115KB,共4页
制造商SiTime
标准
下载文档 详细参数 全文预览

SiT3701AC-34-33C-4.00000Y概述

VCXO Oscillators 40MHz 3.3Volts APR60 100ppm -20C +70C

SiT3701AC-34-33C-4.00000Y规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
SiTime
产品种类
Product Category
VCXO Oscillators
RoHSDetails
封装 / 箱体
Package / Case
QFN-4
长度
Length
5 mm
宽度
Width
3.2 mm
系列
Packaging
Cut Tape
系列
Packaging
Reel
工厂包装数量
Factory Pack Quantity
1000
单位重量
Unit Weight
0.001764 oz

文档预览

下载PDF文档
SiT3701
Smallest Voltage Controlled MEMS Oscillator (VCMO)
Features, Benefits and Applications
The world’s only VCMO with programmable pull range: ±60 PPM, ±120 PPM, ±240 PPM
Typical pull range linearity of 0.06%
1-110 MHz frequency range
LVCMOS/LVTTL compatible output
Typical power consumption of 6.1 mA in active mode
Typical VCMO tuning voltage: 0 V to 1.85 V for all Vdds
Four industry-standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm
All-silicon timing device with outstanding reliability of 2 FIT (10x improvement over
quartz-based devices), enhancing system MTBF
Ultra short lead time
Ideal for Set-top Box, DTV, DVD-R, instrumentation, low bandwidth analog PLL,
networking and communications
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-20
-25
-30
-50
Pull Range
[1,2]
Typ.
±60, ±120, ±240
0.06
Positive slope
1.8
2.5
2.8
3.3
6.7
6.1
1
1
Max.
110
+20
+25
+30
+50
1.85
0.1
0.25
+70
+85
1.89
2.75
3.08
3.63
7.5
6.7
55
60
2.0
2.5
Unit
MHz
PPM
PPM
PPM
PPM
PPM
V
V
%
°C
°C
V
V
V
V
mA
mA
%
%
ns
ns
%Vdd
Condition
Inclusive of: Initial stability, operating temperature, rated power,
supply voltage change, load change.
±20 PPM is available for extended commercial temperature
only.
PR
VC_U
VC_L
Lin
T_use
Vdd
1.55
0
-20
-40
1.71
2.25
2.52
2.97
45
40
90
Upper Control Voltage
Lower Control Voltage
Linearity
Frequency Change Polarity
Operating Temperature Range
Supply Voltage
All Vdds. Voltage at which maximum deviation (+60, +120,
+240 PPM) is guaranteed.
All Vdds. Voltage at which maximum deviation (-60, -120,
-240 PPM) is guaranteed.
Extended Commercial
Industrial
Current Consumption
Duty Cycle
Rise/Fall Time
Output Voltage High
Idd
DC
Tr, Tf
VOH
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
All Vdds. f <= 75 MHz
All Vdds. f > 75 MHz
Vdd = 2.5, 2.8 or 3.3 V, 20% - 80% Vdd level
Vdd = 1.8 V, 20% - 80% Vdd level
IOH = -4 mA (Vdd = 3.3 V)
IOH = -3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOH = -2 mA (Vdd = 1.8 V)
IOL = 4 mA (Vdd = 3.3 V)
IOL = 3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOL = 2 mA (Vdd = 1.8 V)
Maximum frequency and supply voltage
Contact SiTime for higher output load
Time @ minimum supply voltage to be zero
f = 75 MHz, Vdd = 1.8 V
f = 75 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 2.5 V, 2.8 V, or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 1.8 V
Output Voltage Low
VOL
10
%Vdd
Output Load
Start-up Time
RMS Period Jitter
RMS Phase Jitter (random)
Ld
T_osc
T_jitt
T_phj
0.6
0.8
15
10
6
4
pF
ms
ps
ps
ps
ps
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab).
SiTime Corporation
Rev. 1.51
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised August 9. 2010
带插补计算的四象限步进电机控制仿真与单片机源程序
51单片机使用ULN2003A芯片驱动步进电机程序加Proteus仿真 单片机源程序如下: #include #define uint unsigned int #define uchar unsigned char sbit KEY1=P1^0; sbit KEY2=P1^1; sbit K ......
Jacktang 微控制器 MCU
关于EZDSP2808和28335的错误(参考的话要小心)
2808和28335的上电顺序和2812的是完全相反的。但是EZDSP2808和28335中的上电顺序却和2812相同,这有可能导致:output buffers to turn on,causing a glitch to occur on the pin during power ......
hlx3012 微控制器 MCU
太有用了!开关电源13类元器件的电压、电流、温度使用安全区!
概述 为什么要降额使用元器件?因为如果元器件的工作状态不超过供应商提供的规格书上的指标。那么可以实现全寿命工作。降额使用,可以提高产品的可靠性。 降额使用规则的制订, ......
木犯001号 电源技术
早该变了!值得敬畏的改变,代替RS-485光耦隔离的最新设计
本帖最后由 Jacktang 于 2019-4-12 09:05 编辑 搞过RS-485光耦隔离电路的朋友,是不是早就烦了,这种比较常用的电路,往往在电路板PCB中占用不小的面积,特别是比较小的产品电路板设计 ......
Jacktang 模拟与混合信号
请问DDR差分时钟两根线之间的间距多少?
请问DDR差分时钟两根线之间的间距多少?如果绕蛇形线是不是任何地方都要两根一起绕呢?...
xujiangyu0619 PCB设计
FPGA叠加技术重新定义: 2.5D向左 3D向右
作者:赵思潇 来源:EEWOLRD “梦想的产品已经开始发货了。”赛灵思全球高级副总裁,亚太区执行总裁汤立人先生在发布会上激动地宣布,“我们在6年前开始规划这样一款产品,3年前我们开始做研 ......
思潇 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 247  2132  856  1164  1633  50  3  23  1  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved