19-4270; Rev 0; 9/08
MAX9209/MAX9244 Evaluation Kit
General Description
The MAX9209/MAX9244 evaluation kit (EV kit) provides
a proven design to evaluate the MAX9209 21-bit pro-
grammable DC-balanced serializer and the MAX9244
21-bit deserializer with programmable spread spectrum
and DC balance. The MAX9209 serializes 21 bits of
LVCMOS/LVTTL parallel input data to three LVDS out-
puts. The MAX9244 deserializes the three LVDS input
data from the MAX9209 and transforms it back to 21-bit
LVCMOS/LVTTL parallel data.
The MAX9209/MAX9244 EV kit circuits are implement-
ed on a single PCB and come with a MAX9209EUM+
and a MAX9244EUM+ installed.
Features
♦
21-Bit Parallel LVCMOS/LVTTL Interface
♦
8-Conductor Connector with Custom Cable
♦
Independent Evaluation of the MAX9209/MAX9244
Serializer/Deserializer (SerDes)
♦
Lead-Free and RoHS Compliant
♦
Proven PCB Layout
♦
Fully Assembled and Tested
Evaluates: MAX9209/MAX9244
Ordering Information
PART
MAX9209EVKIT+
or
MAX9244EVKIT+
+Denotes
lead-free and RoHS compliant.
TYPE
EV Kit
Note:
The MAX9209/MAX9244 EV kit can be ordered using
either part number.
Component List
DESIGNATION
C1, C2, C6, C8,
C12–C21, C26,
C29, C32, C34,
C36, C39,
C44–C51
C74–C77
C3, C4, C5, C7,
C11, C22, C25,
C28, C31, C33,
C35, C38
C40–C43
C9, C10, C23,
C24, C27,
C30, C37
C52–C73
H1–H4
H5, H6
QTY
DESCRIPTION
DESIGNATION
JU1–JU4, JU9,
JU10, JU11
JU5–JU8,
JU12–JU20
P1, P2
0.01µF ±10%, 16V X7R ceramic
capacitors (0402)
Murata GRM155R71C103K
1µF ±10%, 6.3V X5R ceramic
capacitors (0402)
Murata GRM155R60J105K
10µF ±10%, 16V X5R ceramic
capacitors (0805)
Murata GRM21BR61C106K
Not installed, ceramic capacitors
(0402)
2 x 10 shrouded plug connectors
(0.100in centers)
2 x 20 shrouded plug connectors
(0.100in centers)
P3–P6
R1, R3–R10
R2
U1
QTY
7
13
2
4
9
0
1
DESCRIPTION
3-pin headers
2-pin headers
8-conductor PCB connectors
Hirose GT17VB-8DP-DS-SB
Vertical-mount SMA connectors
49.9Ω ±1% resistors (0402)
Not installed, resistor (0402)
Programmable 21-bit serializer
(48 TSSOP)
Maxim MAX9209EUM+
Programmable 21-bit deserializer
(48 TSSOP)
Maxim MAX9244EUM+
Shunts
8-conductor cable
Nissei SIODIC F-2W-4ME AWG28
Design No. 916591
PCB: MAX9209/44 Evaluation Kit+
32
0.1µF ±10%, 16V X7R ceramic
capacitors (0402)
Murata GRM155R71C104K
12
4
7
U2
—
—
—
1
12
1
1
0
4
2
Component Suppliers
SUPPLIER
Hirose Electric Co., Ltd.
Murata Electronics North America, Inc
Nissei Electric Co., Ltd.
PHONE
81-3-3491-9741
770-436-1300
81-53-485-4705
www.hirose.com
www.murata-northamerica.com
www.nissei-el.co.jp/english/index.htm
WEBSITE
Note:
Indicate that you are using the MAX9209 and the MAX9244 when contacting these component suppliers.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
MAX9209/MAX9244 Evaluation Kit
Evaluates: MAX9209/MAX9244
Quick Start
Recommended Equipment
Before beginning, the following equipment is needed:
• MAX9209/MAX9244 EV kit (8-conductor cable
included)
•
•
•
•
Two 3.3V/200mA DC power supplies
Digital data generator (e.g., HP/Agilent 16522A)
Low phase-noise clock generator (e.g., HP/Agilent
8133A)
Logic analyzer or data-acquisition system (e.g.,
HP/Agilent 16500C)
3) Connect the second 3.3V power supply across the
VCC2 and GND2 pads of the EV kit.
4) Connect the 8-conductor cable from the P1 to P2
connectors of the EV kit.
5) Connect the data generator to the H1, H2, and H3
connectors and set it to generate 21-bit parallel
data at LVCMOS/LVTTL levels. See Tables 2, 3, and
4 for input bit locations.
6) Connect the clock generator to the H4 connector
and set its output frequency between 8MHz and
34MHz. See Table 5 for TXCLK_IN location.
7) Connect the logic analyzer or data-acquisition sys-
tem to connectors H5 and H6, as shown in Tables 6
and 7.
8) Turn on the power supplies.
9) Enable the clock generator.
10) Enable the data generator.
11) Enable the logic analyzer or data-acquisition sys-
tem and begin sampling data.
Procedure
The MAX9209/MAX9244 EV kit is fully assembled and
tested. Follow the steps below to verify board opera-
tion.
Caution: Do not turn on the power supplies or
signal sources until all connections are completed.
1) Verify that all jumpers (JU1–JU20) are in their
default position, as shown in Table 1.
2) Connect the first 3.3V power supply across the
VCC1 and GND1 pads of the EV kit.
Table 1. MAX9209/MAX9244 EV Kit Jumper Descriptions (JU1–JU20)
JUMPER
FUNCTION
Power enable without
logic analyzer
Power enable with
logic analyzer
MAX9209 power-down
JU2
MAX9209 power-down
PRBS mode disable
PRBS mode enable
MAX9209 DC-balance
mode enable
JU4
MAX9209 DC-balance
mode disable
JU5
JU6
JU7
JU8
TXOUT0+/-
TXOUT1+/-
TXOUT2+/-
TXCLK-OUT+/-
MAX9244 DC-balance
mode disable
MAX9244 DC-balance
mode enable
2-3
Open*
Open*
Open*
Open*
1-2
2-3*
Configures the MAX9209 to operate in non-DC-balance mode
Used for probing TXOUT0+ and TXOUT0-
Used for probing TXOUT1+ and TXOUT1-
Used for probing TXOUT2+ and TXOUT2-
Used for probing TXCLK_OUT+ and TXCLK_OUT-
Configures the MAX9244 to operate in non-DC-balance mode
Configures the MAX9244 to operate in DC-balance mode
2-3
1-2*
2-3
1-2*
SHUNT
1-2
2-3*
1-2*
DESCRIPTION
Connects to VCC1 when not using a logic analyzer
Connects to GND1 when using a logic analyzer
Pulls
PWRDWN
high for full functionality and 5V tolerant LVCMOS/LVTTL
operation
Pulls
PWRDWN
low and turns off the MAX9209. In this mode, the MAX9209
outputs are high impedance. This mode is used in combination with
jumper JU3 to activate the internal PRBS mode for the MAX9209.
Connects pin 14 of the MAX9209 to VCC1 for full operation
Connects pin 14 of the MAX9209 to GND1 for PRBS mode operation
Configures the MAX9209 to operate in DC-balance mode
JU1
JU3
JU9
2
_______________________________________________________________________________________
MAX9209/MAX9244 Evaluation Kit
Evaluates: MAX9209/MAX9244
Table 1. MAX9209/MAX9244 EV Kit Jumper Descriptions (JU1–JU20) (continued)
JUMPER
FUNCTION
MAX9244 spread-
spectrum enable
JU10
MAX9244 spread-
spectrum disable
MAX9244 spread-
spectrum enable
MAX9244 power-down
JU11
MAX9244 power-down
JU12
JU13
JU14
JU15
RXIN0+/-
RXIN1+/-
RXIN2+/-
RXCLKIN+/-
Board supply
connectivity
JU16
Board supply
connectivity
Board supply
connectivity
JU17
Board supply
connectivity
Board supply
connectivity
JU18
Board supply
connectivity
Board supply
connectivity
JU19
Board supply
connectivity
Board supply
connectivity
JU20
Board supply
connectivity
Open
Disconnects PLL2_VCC from VCC0. The 2-pin header can be utilized for
supply current measurements.
Open
1-2*
Disconnects VCC2 from PLL2_VCC. The 2-pin header can be utilized for
supply current measurements.
Connects PLL2_VCC to VCC0. This shunt reduces the number of supplies
required to operate the EV kit.
Open
1-2*
Disconnects VCC2 from LVDS2_VCC. The 2-pin header can be utilized for
supply current measurements.
Connects LVDS1_VCC to PLL2_VCC. This shunt reduces the number of
supplies required to operate the EV kit.
Open
1-2*
Disconnects LVDS1_VCC from PLL1_VCC. The 2-pin header can be
utilized for supply current measurements.
Connects VCC2 to LVDS2_VCC. This shunt reduces the number of
supplies required to operate the EV kit.
Open
1-2*
Disconnects VCC1 from LVDS1_VCC. The 2-pin header can be utilized for
supply current measurements.
Connects LVDS1_VCC to PLL1_VCC. This shunt reduces the number of
supplies required to operate the EV kit.
2-3
Open*
Open*
Open*
Open*
1-2*
SHUNT
1-2*
2-3
Open
1-2*
DESCRIPTION
Configures the RXCLKOUT frequency spread to ±4% relative to RXCLKIN
Configures the RXCLKOUT frequency to no spread relative to RXCLKIN
Configures the RXCLKOUT frequency spread to ±2% relative to RXCLKIN
Pulls
PWRDWN
high for full functionality and 5V tolerant LVCMOS/LVTTL
operation
Pulls
PWRDWN
low and turns off MAX9244. In this mode, the MAX9244
inputs are high impedance.
Used for probing RXIN0+ and RXIN0-
Used for probing RXIN1+ and RXIN1-
Used for probing RXIN2+ and RXIN2-
Used for probing RXCLKIN+ and RXCLKIN-
Connects VCC1 to LVDS1_VCC. This shunt reduces the number of
supplies required to operate the EV kit.
*Default
position.
_______________________________________________________________________________________
3
MAX9209/MAX9244 Evaluation Kit
Evaluates: MAX9209/MAX9244
Detailed Description of Hardware
The MAX9209/MAX9244 EV kit provides a proven
design to evaluate the MAX9209 21-bit programmable
DC-balanced serializer and the MAX9244 21-bit deseri-
alizer with programmable spread spectrum and DC
balance. The MAX9209 serializes 21 bits of LVCMOS/
LVTTL parallel input data to three LVDS outputs. The
MAX9244 deserializes the three LVDS input data from
the MAX9209 and transforms it back to 21-bit LVC-
MOS/LVTTL parallel data.
Output Signals
The MAX9244 outputs 21-bit parallel data at
LVCMOS/LVTTL levels on 40-pin headers H5 and H6.
To sample the 21-bit pattern, connect a logic analyzer
or data-acquisition system to H5 and H6. See Tables 6
and 7 for the output bit locations on the 40-pin headers
(H5 and H6).
DC-Balance and Non-DC-Balance Modes
The MAX9209 operates at a parallel clock frequency of
8MHz to 34MHz in DC-balance mode by moving the
shunt of JU4 to the 1-2 position. The MAX9244 oper-
ates at a parallel clock frequency of 16MHz to 34MHz
in DC-balance mode by moving the shunt of JU9 to the
2-3 position.
The MAX9209 operates at a parallel clock frequency of
10MHz to 40MHz in non-DC-balance mode by moving
the shunt of JU4 to the 2-3 position. The MAX9244
operates at a parallel clock frequency of 10MHz to
40MHz in non-DC-balance mode by moving the shunt
of JU9 to the 1-2 position.
Input Signals
The MAX9209 accepts 21-bit parallel data at LVC-
MOS/LVTTL. The 21-bit pattern is supplied to the EV kit
by connecting a data generator to the three 20-pin
headers (H1, H2, and H3), or by connecting selected
H1, H2, and H3 pins to high/low LVCMOS/LVTTL
states. See Tables 2, 3, and 4 for input bit locations for
H1, H2, and H3.
Table 2. Input Bit Locations for BIT0–BIT6
SIGNAL
Input (H1)
BIT0
H1-1
BIT1
H1-3
BIT2
H1-5
BIT3
H1-7
BIT4
H1-9
BIT5
H1-11
BIT6
H1-13
Table 3. Input Bit Locations for BIT7–BIT13
SIGNAL
Input (H2)
BIT7
H2-1
BIT8
H2-3
BIT9
H2-5
BIT10
H2-7
BIT11
H2-9
BIT12
H2-11
BIT13
H2-13
Table 4. Input Bit Locations for BIT14–BIT20
SIGNAL
Input (H3)
BIT14
H3-1
BIT15
H3-3
BIT16
H3-5
BIT17
H3-7
BIT18
H3-9
BIT19
H3-11
BIT20
H3-13
Table 5. Input/Output Clock Locations
SIGNAL
TXCLK_IN
DESIGNATION
H4-15
Table 6. Output Bit Locations for BIT10–BIT20
SIGNAL
Input (H5)
BIT10
H5-3
BIT11
H5-5
BIT12
H5-7
BIT13
H5-9
BIT14
H5-11
BIT15
H5-13
BIT16
H5-15
BIT17
H5-17
BIT18
H5-19
BIT19
H5-21
BIT20
H5-23
Table 7. Output Bit Locations for BIT0–BIT9
SIGNAL
Input (H6)
BIT0
H6-13
BIT1
H6-15
BIT2
H6-17
BIT3
H6-19
BIT4
H6-21
BIT5
H6-23
BIT6
H6-25
BIT7
H6-27
BIT8
H6-29
BIT9
H6-31
4
_______________________________________________________________________________________
MAX9209/MAX9244 Evaluation Kit
Power-Down
The power-down mode in the MAX9209 and MAX9244
puts the outputs in high impedance, stops the PLL, and
reduces supply current to 50µA or less by moving the
shunts of JU2 and JU11 to the 2-3 position. When JU2
and JU11 are in the 1-2 position, the LVDS outputs of
the MAX9209 are not driven until the PLL locks and the
LVDS outputs of the MAX9244 are driven low until the
PLL locks.
The MAX9209 features an on-chip PRBS generator that
can be utilized to generate a pseudo-random bit
stream to evaluate the quality and performance by
comparing the output of the serializer (prior to the
link/cable) with the input of the deserializer (after the
link/cable).
To activate this feature, the MAX9209 must first enter
power-down mode by moving the shunt of JU2 to the 2-
3 position. Activate the internal PRBS mode by moving
the shunt of JU3 to the 2-3 position.
Evaluates: MAX9209/MAX9244
Spread-Spectrum Frequency
The MAX9244 can set the frequency spread to ±4%,
±2%, or no spread by moving JU10 to the appropriate
shunt position (Table 1).
Power Supplies
The MAX9209 is powered by connecting PLL1_VCC,
LVDS1_VCC, and VCC1 to a DC power supply at 3V to
3.6V. The MAX9209 can be configured to reduce wiring
to the supply and ground pads by moving the shunts of
JU16 and JU17 to the 1-2 position. The MAX9244 is
powered by applying 3.3V to 3.6V to the PLL2_VCC,
LVDS2_VCC, VCC2, and VCC0 pads. The MAX9244
can be configured to reduce wiring to the supply and
ground pads by moving the shunts of JU18, JU19, and
JU20 to the 1-2 position.
Pseudo-Random Bit Sequence
(PRBS) Mode
The MAX9209/MAX9244 EV kit offers the user an inter-
nal test mode to quickly verify full functionality and veri-
fication of the quality of the SerDes link. This mode is
called pseudo-random bit sequence, or PRBS mode.
_______________________________________________________________________________________
5