CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
1.
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2.
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379.
3. For
JC
, the “case temp” location is the center of the exposed metal pad on the package underside.
Analog Specifications
SYMBOL
Over the recommended operating conditions unless otherwise specified.
TEST CONDITIONS
MIN
(Note 8)
-72
@1V
RMS
@1V
RMS
@ 1kHz, AVCC = 5V
@1V
RMS
@ 1kHz, AVCC = 5V
Tap position from 0 to 10
@1kHz, @ tap 10
AVCC = 5V
Tap position from 0 to 25
20Hz to 20kHz, VB Input
-90
-90
0.01
-100
-90
100
3
18.5
-20
-2
Tap position from 0 to 26
Tap position from 27 to 31
Tap position from 0 to 26
Tap position from 27 to 29
Tap position from 30 to 31
-2
-4
±0.1
±0.5
±1
±2
±0.5
±1
±2
-20
Tap position 15
±10
+20
+2
TYP
(Note 4)
MAX
(Note 8)
0
UNIT
dB
dB
dB
%
dB
dB
kHz
µV
RMS
k
%
%
dB
dB
dB
dB
dB
dB
dB
dB
dB
ppm/°C
PARAMETER
Volume Control Range
Mute Mode
DYNAMIC PERFORMANCE (Notes 5, 6)
SNR
(Note 7)
THD + N
(Note 7)
XTalk
(Note 7)
PSRR
(Note 7)
(Note 7)
(Note 7)
R
TOTAL
Signal Noise Ratios (Unweighted)
Total Harmonic Distortion + Noise
DCP Isolation
Power Supply Rejection
-3db Cutoff Frequency
Noise
End-to-end Resistance
End-to-end Resistance Tolerance
DCP Input Resistance Matching
Wiper Step Size
Wiper Step Size Error
DCP ACCURACY
DCP-to-DCP Matching
Tap position from 0 to 26
Tap position from 27 to 29
Tap position from 30 to 31
Power-up Attenuation (Default Wiper
Position at Tap 10)
TC
V
(Note 7)
Ratiometric Temperature Coefficient
FN6788 Rev 2.00
September 21, 2015
Page 4 of 12
ISL22102
Analog Specifications
SYMBOL
TC
R
(Note 7)
AVCC
VCC
t
R
I
AVCC
I
ASB
I
CC1
I
SB
V
IN
V
OUT
I
OUT
(Note 5)
R
OUT
VB
I
BIAS
ISL22102
Over the recommended operating conditions unless otherwise specified.
TEST CONDITIONS
MIN
(Note 8)
TYP
(Note 4)
±340
MAX
(Note 8)
UNIT
ppm/°C
PARAMETER
Temperature Coefficient of End-to-end
Resistance
Analog Power Supply
Digital Power Supply
AVCC and VCC Ramp Rate
Analog Supply Current
Analog Standby Current
V
CC
Supply Current
V
CC
Current (Standby)
Input Signal on LEFT_IN, RIGHT_IN
Pins
Output Signal on LEFT_OUT,
RIGHT_OUT Pins
DC ELECTRICAL SPECIFICATION
2.7
2.7
0.2
AVCC = 5.5V, I
BIAS
= 0mA, I
OUT
= 0mA for
both channels
AVCC = 5.5V, I
BIAS
= 0mA
All Inputs = 5.5V, VCC = 5.5V, AVCC = 5.5V
VCC = 5.5V
Reference to VB pin
Reference to GND
-AVCC/2
0
-15
5.5
5.5
50
750
360
60
35
AVCC/2
AVCC
15
25
10
AVCC/2
-50
VCC = 5.5V
-5
50
5
20
V
V
V/ms
µA
µA
µA
µA
V
V
mA
pF
V
mV
mA
LEFT_OUT, RIGHT_OUT Buffer Current VCC = 5.5V
Buffer Output Impedance
Bias Output Voltage
VB Accuracy
VB Output Current
VB Output Impedance
C
IN
(Note 7) Input Capacitance LEFT_IN, RIGHT_IN
Digital Specifications
SYMBOL
I
Lkg
V
IH
V
IL
Over the recommended operating conditions unless otherwise specified.
PARAMETER
TEST CONDITIONS
For D0, D1, and D2
MIN
(Note 8)
-0.3
VCC x 0.7
VCC x 0.1
1.5
2.75
TYP
(Note 4)
MAX
(Note 8)
0.3
UNITS
µA
V
V
µA
Input Leakage Current
Input HIGH Voltage
Input LOW Voltage
Ics
Internal Pull-up Current Source on UP, DN,
(Notes 6, 7) MUTE, SB Pins
AC Timing
SYMBOL
t
PU
(Note 7)
t
WRPO
(Note 7)
Over recommended operating conditions
PARAMETER
Power-up Time to Wiper Stable
Wiper Response Time (include t
DB
and t
ZAWS
)
Auto Increment Starts after UP or DN Input is Keeping Low
Auto Increment Rate for the First 4s
Auto Increment Rate After 4s
MIN
(Note 8)
TYP
(Note 4)
10
35
1
4
8
50
40
1
MAX
(Note 8)
UNITS
ms
ms
s
Hz
Hz
ms
ms
µs
t
DB
t
LOCK
(Note 7)
t
FLAG_HIGH
(Note 7)
Debounce Time
Lockout Time after Debounce Time, when any New Command will be Ignored
FLAG Delay Time from when Audio Input is Detected to FLAG Asserted HIGH
AI分布式渲染架构提升手机渲染能力，游戏性能测试实时可查帧生成指标 中国上海，2025年8月20日——专业的图像和显示处理方案提供商 逐点半导体今日宣布，新发布的真我P4 5G、真我P4 Pro 5G智能手机搭载逐点半导体X7 Gen 2视觉处理器 。该处理器通过集成的分布式渲染解决方案，可降低GPU算力负担，大幅提升手机渲染能力。这也是海外中端市场同级产品中，首个集成专业视觉处理器的智能手...[详细]
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
