CPC5620/CPC5621
I
NTEGRATED
C
IRCUITS
D
IVISION
Features
•
Superior voice solution with low noise, excellent
part-to-part gain accuracy
•
3 kV
rms
line isolation
•
Transmit power of up to +10 dBm into 600
•
Data access arrangement (DAA) solution for
modems at speeds up to V.92
•
3.3 or 5 V power supply operation
•
Caller ID signal reception function
•
Easy interface with modem ICs and voice CODECs
•
Worldwide dial-up telephone network compatibility
•
CPC5620 and CPC5621 can be used in circuits that
comply with the requirements of TIA/EIA/IS-968
(FCC part 68), UL1950, UL60950, EN/IEC 60950-1
Supplementary Isolation compliant, EN55022B,
CISPR22B, EN55024, and TBR-21
•
Line-side circuit powered from telephone line
•
Compared to other silicon DAA solutions, LITELINK:
-
Uses fewer passive components
-
Takes up less printed-circuit board space
-
Uses less telephone line power
-
Offers simplified operation
-
Is a single-IC solution
LITELINK
®
III
Phone Line Interface IC (DAA)
Description
LITELINK III is a single-package silicon phone line
interface (PLI) DAA used in voice and data
communication applications to make connections
between low-voltage equipment and high-voltage
telephone networks.
LITELINK provides a high-voltage isolation barrier, AC
and DC phone line terminations, switch hook, 2-wire to
4-wire hybrid, ring detection, and on-hook signal
detection. LITELINK can be used in both differential
and single-ended signal applications.
LITELINK uses on-chip optical components and a few
inexpensive external components to form a complete
voice or high-speed data phone line interface.
LITELINK eliminates the need for large isolation
transformers or capacitors used in other interface
configurations. It includes the required high-voltage
isolation barrier in a surface-mount SOIC package.
The CPC5620 (half-wave ringing detect) and
CPC5621 (full-wave ringing detect) build upon IXYS
Integrated Circuits Division’s LITELINK product line,
with improved insertion loss control, improved noise
performance, and lower minimum current draw from
the phone line. The new mode pin enables worldwide
implementation.
Applications
•
•
•
•
•
•
•
Computer telephony and gateways, such as VoIP
PBXs
Satellite and cable set-top boxes
V.92 (and other standard) modems
Fax machines
Voicemail systems
Embedded modems for POS terminals, automated
banking, remote metering, vending machines,
security, and surveillance
Ordering Information
Part Number
CPC5620A
CPC5620ATR
CPC5621A
CPC5621ATR
Description
32-pin SOIC, half-wave ring detect, 50/Tube
32-pin SOIC, half-wave ring detect, 1000/Reel
32-pin SOIC, full-wave ring detect, 50/Tube
32-pin SOIC, full-wave ring detect, 1000/Reel
CPC5620/CPC5621 Block Diagram
TIP+
Isolation Barrier
Transmit
Isolation
Amplifier
Tx+
Tx-
Transmit
Diff.
Amplifier
Transconductance
Stage
2-4
Wire
Hybrid
AC/DC Termination
Hookswitch
VI
Slope Control
AC Impedance Control
Current Limit Control
MODE
OH
Vref
Gain Trim
Vref
Gain Trim
Receive
Isolation
Amplifier
Rx+
Receive
Diff.
Amplifier
CID/
RING
MUX
C
SNOOP
Snoop Amplifier
C
SNOOP
R
SNOOP
R
SNOOP
3kV
rms
Isolation
RING
CID
RING-
Pb
DS-CPC5620/CPC5621-R05
e
3
Rx-
www.ixysic.com
1
I
NTEGRATED
C
IRCUITS
D
IVISION
CPC5620/CPC5621
1 Electrical Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.1 Absolute Maximum Ratings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.2 Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.3 Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2 Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1 Resistive Termination Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1.1 Resistive Termination Application Circuit Part List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1.2 Reactive Termination Application Circuit Part List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3 Using LITELINK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1 Switch Hook Control (On-hook and Off-hook States) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2 On-hook Operation: OH=1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.1 Ringing Signal Reception via the Snoop Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.2 Polarity Reversal Detection with CPC5621 in On-hook State . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.3 On-hook Caller ID Signal Reception . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3 Off-Hook Operation: OH=0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3.1 Receive Signal Path. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3.2 Transmit Signal Path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4 Start-up Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5 DC Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5.1 Setting a Current Limit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.6 AC Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.6.1 Resistive Termination Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.6.2 Reactive Termination Applications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.6.3 Mode Pin Usage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3
3
4
5
6
6
7
9
10
10
10
10
11
11
12
12
12
13
13
13
13
13
13
14
4 Regulatory Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5 LITELINK Design Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
6 LITELINK Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
7 Manufacturing Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7.1 Mechanical Dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2
www.ixysic.com
R05
I
NTEGRATED
C
IRCUITS
D
IVISION
CPC5620/CPC5621
1. Electrical Specifications
1.1 Absolute Maximum Ratings
Parameter
V
DD
Logic Inputs
Continuous Tip to Ring
Current (R
ZDC
= 5.2)
Total Package Power
Dissipation
Isolation Voltage
Operating temperature
Storage temperature
Minimum Maximum
-0.3
-0.3
-
-
-
-40
-40
6
V
DD
+ 0.3
150
1
3000
+85
+125
Unit
V
V
mA
W
V
rms
°C
°C
Absolute maximum ratings are stress ratings. Stresses in
excess of these ratings can cause permanent damage to
the device. Functional operation of the device at conditions
beyond those indicated in the operational sections of this
data sheet is not implied.
R05
www.ixysic.com
3
I
NTEGRATED
C
IRCUITS
D
IVISION
CPC5620/CPC5621
1.2 Performance
Parameter
DC Characteristics
Operating Voltage V
DD
Operating Current I
DD
Operating Voltage V
DDL
Operating Current I
DDL
On-hook Characteristics
Metallic DC Resistance
Longitudinal DC Resistance
Ringing Signal Detect Level
Ringing Signal Detect Level
Snoop Circuit Frequency Response
Snoop Circuit CMRR
1
Ringer Equivalence
Longitudinal Balance
1
Off-Hook Characteristics
AC Impedance
Longitudinal Balance
Return Loss
Transmit and Receive Characteristics
Frequency Response
Transhybrid Loss
Transmit and Receive Insertion Loss
Average In-band Noise
Harmonic Distortion
Transmit Level
Receive Level
RX+/RX- Output Drive Current
TX+/TX- Input Impedance
Isolation Characteristics
Isolation Voltage
Surge Rise Time
MODE, OH, and CID Control Logic Inputs
Input Low Voltage
Input High Voltage
Minimum
3.0
-
2.8
-
10
10
5
28
166
-
-
60
-
40
-
30
-
-0.4
-
-
-
-
-
60
3000
2000
-
2.0
Typical
-
9
-
7
-
-
-
-
-
40
0.1B
-
600
-
26
-
36
0
-126
-80
-
-
-
90
-
-
-
-
Maximum
5.50
13
3.2
8
-
-
-
-
>4000
-
-
-
-
-
-
4000
-
0.4
-
-
2.2
2.2
0.5
120
-
-
0.8
-
Unit
V
mA
V
mA
M
M
V
rms
V
rms
Hz
dB
REN
dB
dB
dB
Hz
dB
dB
dBm/Hz
dB
V
P-P
V
P-P
mA
k
V
rms
V/S
V
IL
V
IH
Conditions
Low-voltage side
Low-voltage side
Line side, derived from tip and ring
Line side, drawn from tip and ring while off-hook
Tip to ring, 100 V
DC
applied
150 V
DC
applied from tip and ring to Earth ground
68 Hz ring signal applied tip to ring
15 Hz ring signal applied tip to ring
-3 dB corner frequency @ 166 Hz, in IXYS Integrated
Circuits Division application circuit
120 V
rms
60 Hz common-mode signal across tip and ring
Per FCC part 68
Tip to ring, using resistive termination application circuit
Per FCC part 68
Into 600 at 1800 Hz
-3 dB corner frequency 30 Hz
Into 600 at 1800 Hz, with C18 in the resistive
termination application circuit
30 Hz to 4 kHz, for resistive termination application
circuit with MODE de-asserted and for reactive
termination application circuit with MODE asserted.
4 kHz flat bandwidth
-3 dBm, 600 Hz, 2
nd
harmonic
Single-tone sine wave. Or 0 dBm into 600
Single-tone sine wave. Or 0 dBm into 600
Sink and source
Line side to low-voltage side, one minute duration
No damage via tip and ring
High Level Input Current
Low Level Input Current
RING Output Logic Levels
Output High Voltage
Output Low Voltage
-
-
V
DD
-0.4
-
-
-
-
-
-120
-120
-
0.4
A
A
V
V
V
IN
V
DD
V
IN
= GND
I
OUT
= -400
A
I
OUT
= 1 mA
Specifications subject to change without notice. All performance characteristics based on the use of IXYS Integrated Circuits Division application circuits.
Functional operation of the device at conditions beyond those specified here is not implied. All specifications at 25°C and V
DD
= 5V unless otherwise noted.
1) This parameter is layout and component tolerance dependent.
4
www.ixysic.com
R05
I
NTEGRATED
C
IRCUITS
D
IVISION
CPC5620/CPC5621
1.3 Pin Description
Pin
1
2
3
4
5
6
7
8
9
Name
VDD
TXSM
TX-
TX+
TX
MODE
GND
OH
RING
Function
Low-voltage (CPE) side power supply
Transmit summing junction
Negative differential transmit signal to DAA
from low-voltage side
Positive differential transmit signal to DAA from
low-voltage side
Transmit differential amplifier output
When asserted low, changes gain of TX path
(-7 dB) and RX path (+7 dB) to accommodate
reactive termination networks
Low-voltage (CPE) side analog ground
Assert logic low for off-hook operation
Ringing Detect Output
Assert logic low while on hook to allow CID
information to be passed to the RX+ and RX-
output pins.
Negative differential analog signal received
from the telephone line. Must be AC coupled
with 0.1
F.
Positive differential analog signal received from
the telephone line. Must be AC coupled with
0.1
F.
Positive differential snoop input
Negative differential snoop input
Receive photodiode amplifier output
Receive photodiode summing junction
Power supply for line side, regulated from tip
and ring.
Receive isolation amp summing junction
Receive LED pre-bias current set
Bridge rectifier return
Electronic inductor DCR/current limit
DC feedback output
V to I slope control
Network amplifier feedback
External MOSFET gate control
Receive signal input
Bridge rectifier return
Transmit photodiode summing junction
Receiver impedance set
Transmit transconductance gain set
Transmit photodiode amplifier output
1.25 V
DC
reference
Figure 1. Pinout
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
V
DD
TXSM
TX-
TX+
TX
MODE
GND
OH
RING
CID
RX-
RX+
SNP+
SNP-
RXF
RX
REFL
TXF
ZTX
ZNT
TXSL
BR-
NTS
GAT
NTF
DCS1
DCS2
ZDC
BR-
RPB
RXS
V
DDL
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
10 CID
11 RX-
12 RX+
13
14
15
16
SNP+
SNP-
RXF
RX
17 VDDL
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
R05
RXS
RPB
BR-
ZDC
DCS2
DCS1
NTF
GAT
NTS
BR-
TXSL
ZNT
ZTX
TXF
REFL
www.ixysic.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
