19-3659; Rev 1; 10/06
MAX12553/MAX12554/MAX12555
Evaluation Kits
General Description
The MAX12553/MAX12554/MAX12555 evaluation kits (EV
kits) are fully assembled and tested PCBs that contain all
the components necessary to evaluate the performance
of this family of 14-bit, analog-to-digital converters
(ADCs). These ADCs accept differential or single-ended
analog inputs, however, the EV kits allow for evaluation
with either type of signal from one single-ended analog-
signal source. The digital outputs produced by the ADCs
are captured easily with a user-provided high-speed logic
analyzer or data-acquisition system. The EV kits operate
from a 1.8V and a 3.3V power supply and include circuit-
ry that generates a low-jitter clock signal from an AC
signal provided by the user.
Features
o
95Msps Sampling Rate with the MAX12555
o
80Msps Sampling Rate with the MAX12554
o
65Msps Sampling Rate with the MAX12553
o
Low-Voltage and Low-Power Operation
o
Fully Differential or Single-Ended Signal-Input
Configuration
o
Differential or Single-Ended Clock Configuration
o
On-Board Clock-Shaping Circuit with Adjustable
Duty Cycle
o
Fully Assembled and Tested
Evaluate: MAX12553/MAX12554/MAX12555
Part Selection Table
PART NUMBER
MAX12555ETL+
MAX12554ETL+
MAX12553ETL+
SPEED (Msps)
95
80
65
APPLICATION
IF/Baseband
Sampling
IF/Baseband
Sampling
IF/Baseband
Sampling
PART
MAX12555EVKIT+
MAX12554EVKIT+
MAX12553EVKIT+
Ordering Information
TEMP RANGE
0°C to +70°C
0°C to +70°C
0°C to +70°C
IC PACKAGE
40 Thin QFN-EP*
40 Thin QFN-EP*
40 Thin QFN-EP*
+
Denotes a lead-free and RoHS-compliant EV kit.
*EP
= Exposed paddle.
Component List
DESIGNATION
C1, C2, C7, C33
QTY
4
DESCRIPTION
22µF ±20%, 10V tantalum
capacitors (B-case)
AVX TAJB226M010
1.0µF ±10%, 6.3V X5R ceramic
capacitors (0402)
TDK C1005X5R0J105K
KEMET C0402C105K9PAC
DESIGNATION
C29, C40, C41,
C48, C51, C52
C30, C31, C32,
C35, C36, C37
QTY
0
DESCRIPTION
Not installed, capacitors (0603)
2.2µF ±20%, 6.3V X5R ceramic
capacitors (0603)
TDK C1608X5R0J225M
Panasonic ECJ1VB0J225K
4.7µF ±10%, 6.3V X5R ceramic
capacitor (0603)
TDK C1608X5R0J475K
Panasonic ECJ1VB0J475K
15pF ±5%, 50V C0G ceramic
capacitors (0402)
Murata GRM1555C1H150J
Not installed, SMA vertical
connector (SMA)
SMA vertical PC mount
connectors (SMA)
C3, C4, C6,
C8–C12, C17,
C21, C27, C34,
C43, C45
C5, C14, C16,
C18, C19, C20,
C38, C44, C49,
C50
6
14
C39
0
Not installed, capacitors (0402)
1
C13, C15,
C22–C26, C42
8
0.1µF ±20%, 10V X5R ceramic
capacitors (0402)
TDK C1005X5R1A104M
KEMET C0402C104K8PAC
10µF ±20%, 6.3V X5R ceramic
capacitor (0805)
TDK C2012X5R0J106M
KEMET C0805C106K9PAC
C46, C47
2
CLOCK4
CLOCK, AINP,
AINN
0
3
C28
1
Component List continued on next page.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
MAX12553/MAX12554/MAX12555
Evaluation Kits
Evaluate: MAX12553/MAX12554/MAX12555
Component List (continued)
DESIGNATION
QTY
DESCRIPTION
Dual Schottky diode (SOT23)
Central Semiconductor
CMPD6263S, lead free
(Top Mark: D96)
Vishay BAS70-04 (Top Mark: 74)
Diodes Inc. BAS70-04-7-F
(Top Mark: K74 or K7D)
Not installed, diode (SOT23)
Dual-row, 2 x 20, 40-pin header
Not installed, 2-pin headers
3-pin headers
EMI filters
Murata NFM41PC204F1H3B
Not installed, resistors (0603)
Not installed, resistors (0402)
75Ω ±0.5% resistors (0603)
1.0kΩ ±5% resistors (0402)
100Ω ±1% resistors (0603)
10kΩ potentiometer, 12-turn,
1/4in
110Ω ±0.5% resistors (0603)
220Ω ±5% resistor arrays
Panasonic EXB-2HV-221J
—
—
7
1
U1
1
TP5, TP6
2
DESIGNATION
T1, T2
T3
T4
TP1–TP4
QTY
2
1
0
4
DESCRIPTION
1:1 RF transformers
Mini-Circuits ADT1-1WT
4:1 RF transformer
Mini-Circuits ADT4-6WT
Not installed, transformer
Miniature PC test points (red)
Keystone Electronics 5000
Miniature PC test points (black)
Keystone Electronics 5001
See the
EV Kit-Specific
Component List
Low-voltage, 16-bit register
(48-pin TSSOP)
Texas Instruments
SN74AVC16374DGGR
Not installed (SC70-5)
TinyLogic UHS buffer (SC70-5)
Fairchild NC7SZ125P5
Not installed (8-pin SO)
TinyLogic dual UHS inverter
(SC70-6)
Fairchild NC7WZ04P6
Shunts (JU2–JU8)
MAX12553/MAX12554/
MAX12555EVKIT+ PCB
D1
1
D2
J1
JU1, JU9, JU10
JU2–JU8
L1–L4
R1, R8, R11,
R15–R28, R31
R2, R12, R13,
R14
R3, R4
R5, R6
R7, R9
R10
R29, R30
RA1–RA4
0
1
0
7
4
0
0
2
2
2
1
2
4
U2
1
U3
U4
U5
U6
0
1
0
1
EV Kit-Specific Component List
EV KIT PART NUMBER
MAX12555EVKIT+
MAX12554EVKIT+
MAX12553EVKIT+
U1
REFERENCE DESIGNATOR
DESCRIPTION
MAX12555ETL+ (40-pin, 6mm x 6mm x 0.8mm Thin QFN with EP)
MAX12554ETL+ (40-pin, 6mm x 6mm x 0.8mm Thin QFN with EP)
MAX12553ETL+ (40-pin, 6mm x 6mm x 0.8mm Thin QFN with EP)
Component Suppliers
SUPPLIER
AVX Corp.
Central Semiconductor
Fairchild Semiconductor
Murata Mfg. Co., Ltd.
Panasonic Corp.
TDK Corp.
PHONE
843-946-0238
631-435-1110
888-522-5372
770-436-1300
714-373-7366
847-803-6100
WEBSITE
www.avxcorp.com
www.centralsemi.com
www.fairchildsemi.com
www.murata.com
www.panasonic.com
www.component.tdk.com
Note:
Indicate that you are using the MAX12553, MAX12554, or MAX12555 when contacting these component suppliers.
2
_______________________________________________________________________________________
MAX12553/MAX12554/MAX12555
Evaluation Kits
Quick Start
Recommended Equipment
•
DC power supplies:
Digital (VLDUT) 1.8V, 100mA
Logic (VL) 1.8V, 100mA
Analog (VDUT) 3.3V, 250mA
•
•
•
•
•
Signal generator with low phase noise and low jitter
for clock input (e.g., HP/Agilent 8644B)
Signal generator for analog-signal input (e.g.,
HP/Agilent 8644B)
Logic analyzer or data-acquisition system (e.g.,
HP/Agilent 16500C)
Analog bandpass filters (e.g., K&L Microwave) for
input and clock signals
Digital voltmeter
and J1 header designations. The system clock is
available on pin 3 of J1.
9) Connect a 3.3V, 250mA power supply to VDUT.
Connect the ground terminal of this supply to the
corresponding GND pad.
10) Connect a 1.8V, 100mA power supply to VL.
Connect the ground terminal of this supply to the
GND pad.
11) Connect a 1.8V, 100mA power supply to VLDUT.
Connect the ground terminal of this supply to the
GND pad.
12) Turn on the 3.3V power supply.
13) Turn on the 1.8V power supplies.
14) Enable the signal generators.
15) Set the clock-signal generator to the desired clock
frequency. See the
Part Selection Table
for appropri-
ate frequency settings for each EV kit. The amplitude
of the generator should be sufficient to produce a
16dBm signal at the SMA input of the EV kits.
16) Set the analog input-signal generators for an output
amplitude of less than or equal to 2V
P-P
and to the
desired test frequency.
17) Verify that the two signal generators are synchro-
nized to each other. Adjust the output power level
of the signal generators to overcome cable, band-
pass filter, and attenuation pad losses at the input.
18) Enable the logic analyzer.
19) Collect data using the logic analyzer.
Evaluate: MAX12553/MAX12554/MAX12555
Procedure
Each EV kit is a fully assembled and tested surface-
mount PCB. Follow the steps below to verify board opera-
tion.
Caution: Do not turn on power supplies or enable
signal generators until all connections are completed.
1) Verify that shunts are installed across pins 2-3 of
jumpers JU2 (ADC enabled) and JU3 (two’s-com-
plement digital-output format).
2) Verify that shunts are installed across pins 1-2 of
jumpers JU4 (internal duty-cycle equalizer enabled)
and JU5 (differential clock configuration).
3) Verify that shunts are installed across pins 2-3 of
jumper JU6 and across pins 1-2 of jumpers JU7
and JU8.
4) Connect the clock generator output to the clock
bandpass filter input.
5) Connect the output of the clock bandpass filter to
the CLOCK SMA connector.
6) Connect the output of the analog-signal generator
to the input of the signal bandpass filter. Keep the
cable connection between the signal generators, fil-
ters, and EV kit board as short as possible for opti-
mum dynamic performance.
7) Connect the output of the signal bandpass filter to
the AINP SMA connector.
Note: It is recommend-
ed that a 3dB or 6dB attenuation pad be used to
reduce reflections and distortion from the band-
pass filter.
8) Connect the logic analyzer to the square pin header
(J1). See the
Digital Output
section for bit locations
Detailed Description
Each EV kit is a fully assembled and tested PCB that
contains all the components necessary to evaluate the
performance of the MAX12553, MAX12554, or MAX12555
IC. Data generated by the EV kits are captured on a
single 14-bit parallel bus. The EV kits accept differential
or single-ended analog inputs and single-ended clock
signals. With the proper board configuration, the ADC is
evaluated with both types of signals by supplying only
one single-ended analog signal to the EV kit.
The EV kits are designed as four-layer PCBs to opti-
mize the performance of this family of ADCs. For simple
operation, the EV kits require 3.3V and 1.8V power
supplies, applied to analog and digital power planes,
respectively. However, the digital plane operates down
to 1.7V without compromising the ADC’s performance.
The logic analyzer’s threshold must be adjusted
accordingly.
_______________________________________________________________________________________
3
MAX12553/MAX12554/MAX12555
Evaluation Kits
Evaluate: MAX12553/MAX12554/MAX12555
Access to the digital outputs is provided through con-
nector J1. The 40-pin connector easily interfaces with a
user-provided logic analyzer or data-acquisition system.
The DAV buffered output clock signal is available at pin
3 of J1 (CLKO) and is used to synchronize the output
data to the logic analyzer.
Table 2. Clock Drive Settings
JUMPER
JU4
JU6
JU7
JU8
JU4
JU6
JU7
JU8
SHUNT
POSITION
2-3
1-2
2-3
2-3
1-2*
2-3*
1-2*
1-2*
CLOCK MODE
Single-Ended Clock
Mode—See the
Clock-Shaping
Circuit with Variable Duty Cycle
section.
Differential Clock Mode—A
single-ended signal is converted
to a differential signal that drives
the ADC clock inputs.
Power Supplies
The EV kits require separate analog and digital power
supplies for best performance. Separate 3.3V power
supplies are used to power the analog circuit blocks of
the converter (VDUT) and the clock-shaping circuit
(VCLK). To evaluate single-ended clock-signal opera-
tion, 3.3V must be supplied to VCLK. Separate 1.8V
power supplies are used to power the digital circuit
block of the converter (VLDUT) and the buffer/driver, U2
(VL). The digital circuit blocks of the EV kits operate with
voltage supplies as low as 1.7V and as high as 3.6V.
*Default
position.
Clock Input
The MAX12553, MAX12554, and MAX12555 accept dif-
ferential or single-ended clock input signals. However,
the EV kits only accept a single-ended clock signal.
The EV kits include circuitry that converts a single-
ended signal to a differential clock signal through a
transformer or a user-installed differential clock driver
IC (U5). The EV kits also include clock-shaping circuitry
for a single-ended clock-signal configuration. Jumper
JU5 must be configured for differential or single-ended
clock-signal operation. See Table 1 for jumper settings.
Install a shunt across pins 1-2 of jumper JU5 for differ-
ential clock operation.
Note: While in transformer-
coupled differential clock mode, power to VCLK
should not be applied unless R10 is turned to one
extreme to avoid unnecessary triggering of U6.
Unnecessary triggering could potentially disturb the
ground plane with unwanted spur energy.
Table 1. Clock Input Settings (JU5)
SHUNT
POSITION
1-2*
2-3
CLKTYP PIN
Connected to VLDUT
Connected to GND
CLOCK INPUT
CONFIGURATION
Differential
Single-Ended
Clock-Shaping Circuit with Variable Duty Cycle
An on-board variable duty-cycle, clock-shaping circuit
generates a single-ended clock signal from an AC-cou-
pled sine wave applied to the CLOCK SMA connector.
Measure the clock signal at pin 2 of jumper JU7 and
adjust potentiometer R10 to obtain the desired duty
cycle. See Table 2 for shunt positions. A 3.3V voltage
source must be connected across VCLK and GND to
power the clock-circuit comparators.
Input Signal
The MAX12553, MAX12554, and MAX12555 accept dif-
ferential or single-ended analog input signals. However,
the EV kits require only a single-ended analog input
signal. Because the amplitude of the received signal at
the ADC depends on the actual cable and bandpass
filter loss, account for these losses when configuring
the signal-input generator. In differential mode, on-
board transformers T1 and T2 take the single-ended
analog input connected to the AINP SMA connector
and generate a differential analog signal at the ADC’s
input pins. For direct single-ended or differential input-
signal operation, the EV kit board circuit modifications
are listed in the
Direct AC-Coupled Differential Input
and
Direct AC-Coupled Single-Ended Input
sections.
*Default
position.
Transformer-Coupled Differential Clock
A single-ended signal connected to the CLOCK SMA
connector is converted to a differential signal by trans-
former T3. In this mode, diode D1 limits the clock-signal
amplitude. Using this diode in the signal path allows the
clock signal to be increased significantly without violat-
ing the absolute maximum ratings of the converter
inputs, as the diode clips the input signal. Overdriving
the clock input to the board (CLOCK SMA) results in an
increased slew rate, which, in turn, compensates for the
negative effects that clock jitter imposes on parameters
such as signal-to-noise ratio (SNR) and signal-to-noise
plus distortion (SINAD). See Table 2 for jumper settings.
4
_______________________________________________________________________________________
MAX12553/MAX12554/MAX12555
Evaluation Kits
Direct AC-Coupled Differential Input
To evaluate the MAX12553/MAX12554/MAX12555 EV
kits with differential input signals directly connected to
the ADC input pins, modify the EV kits as follows:
1) Remove transformers T1 and T2.
2) Remove the short across resistor R15.
3) Remove R3 and R4.
4) Install 0Ω resistors across R20 and R24.
5) Install 0.1µF ceramic capacitors across C51 and
C52.
6) Modify resistors R29 and R30 to match the source
impedance (e.g., 25Ω resistors for a 50Ω differential
source impedance).
7) Connect the positive input-signal source to the
AINP SMA connector.
8) Connect the negative input-signal source to the
AINN SMA connector.
Direct AC-Coupled Single-Ended Input
To evaluate the MAX12553/MAX12554/MAX12555 EV
kits with a single-ended input signal directly connected
to the ADC input terminal, modify the EV kits as follows:
1) Remove transformers T1 and T2.
2) Remove resistor R3.
3) Install 0Ω resistors across R20, R29, and R13.
4) Install a 0.1µF ceramic capacitor across C51.
5) Install a 1µF capacitor across C47.
6) Modify resistor R30 to match the source impedance
(e.g., a 50Ω resistor for a 50Ω source impedance).
7) Connect the positive input-signal source to the
AINP SMA connector.
Reference Voltage
The MAX12553, MAX12554, and MAX12555 require an
input-reference voltage at the converter’s REFIN pin to
set the full-scale analog-signal voltage input. The ADC
offers a stable on-chip reference voltage of 2.048V that
is accessed at the REFIN pad. The EV kits were
designed to use the on-chip reference voltage by short-
ing REFIN to REFOUT through resistor R12.
The user externally adjusts the reference level, hence
the full-scale range, by cutting open the PC trace short-
ing resistor R12 and installing the appropriate resistors
at locations R2 and R12 (located on the board’s com-
ponent side). Calculate the resistor values using the fol-
lowing equation:
⎛
V
⎞
R12
=
R2
⎜
REFOUT
−
1
⎟
⎝
V
REFIN
⎠
where:
R2 = 10kΩ ±1%
V
REFOUT
= 2.048V
V
REFIN
= desired REFIN voltage in the 0.7V to
2.2V range
Alternatively, resistors R12 and R2 can be left unpopu-
lated and the ADC’s full-scale range set by applying a
stable, low-noise, external voltage reference directly at
the REFIN pad.
Shorting the REFIN pad to ground through resistor R2
disables the internal reference voltage. In this mode,
test points TP1 (REFP), TP2 (REFN), and TP3 (COM)
must be driven with stable reference voltages. Refer to
the
Analog Inputs and Reference Configurations
sec-
tion in the MAX12553, MAX12554, and MAX12555 IC
data sheets for further details.
Note: To drive test
point TP3 with an external reference voltage, add a
0Ω resistor across R27.
Evaluate: MAX12553/MAX12554/MAX12555
Converter Power-Down
The MAX12553, MAX12554, and MAX12555 each fea-
ture an active-high global device power-down pin.
Jumper JU2 controls this feature. Other ICs on the EV
kits continue to draw quiescent current from the power
supplies. See Table 3 for power-down jumper settings.
Output Coding
Set the digital output coding to either two’s-comple-
ment or Gray-code format by configuring jumper JU3.
See Table 4 for shunt positions.
Table 3. Power-Down Settings (JU2)
SHUNT
POSITION
1-2
2-3*
*Default
position.
PD PIN
Connected to VLDUT
Connected to GND
EV KIT
OPERATION
Powered Down
Normal Operation
Table 4. Output Code Settings (JU3)
SHUNT
POSITION
1-2
2-3*
G/T PIN
Connected to VLDUT
Connected to GND
DIGITAL OUTPUT
FORMAT
Gray Code
Two's Complement
*Default
position.
_______________________________________________________________________________________
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
