OPTIONS & SELECTION GUIDES
TN (Twisted Nematic)
STN (Super Twisted Nematic)
l
STN type offers high contrast and wide viewing angle.
l
STN type is available with different background colors;
l
Yellow-green w/black characters
l
Silver-gray w/dark blue characters
l
Dark blue w/white characters
BACK LIGHT
EL (Electro- luminescent)
l
Power efficient
LED with a choice of colors
l
l
l
l
Bright and even back lighting
Long life expectancy, more than 100,000 hours
Simple to drive. Needs +5 volts only
Brightness can be easily adjusted
FSTN (Film STN)
l
Black and white STN with very high contrast ratio for
large graphic panels.
CCFL (Cold Cathode Florescent Light)
l
Paper white, best for large graphic displays
l
Less power consumption than LED’s
DISPLAY TYPE
TEMPERATURE RANGE
OPPERATION (°C)
STANDARD
EXTENDED
0 ~ +50
-20 ~ +70
STORAGE (°C)
-20 ~ +70
-30 ~ +80
l
Positive image (Dark dots on light background)
l
Negative image (Light dots on dark background)
VIEWING ANGLE
l
12:00 (Top) Display is below eye level
l
6:00 (Bottom) Display is above eye level
SELECTION GUIDE
DISPLAY/POLORIZER
REFLECTIVE POSITIVE
DISPLAY DESCRIPTION
DARK CHARACTERS ON A
LIGHT GREY OR YELLOW
BACKGROUND
DARK CHARACTERS ON A
LIGHT GREY OR YELLOW
BACKGROUND
LIGHT CHARACTERS ON A
DARK BACKGROUND
DARK CHARACTERS ON A
LIGHT GRAY OR YELLOW
BACKGROUND
OUTDOORS
EXCELLENT
OFFICE LIGHT
VERY GOOD
SUBDUED
LIGHT
POOR
VERY LOW
LIGHT
UNUSABLE
COMMENTS
CAN’T BE BACK LIT
TRANSFLECTIVE POSITIVE
EXCELLLENT
VERY GOOD
VERY GOOD
EXCELLENT
BEST CHOICE FOR GENERAL
USE
MUST BE USED WITH A BACK-
LIGHT
HIGH CONTRAST DISPLAY
TRANSMISSIVE NEGATIVE
TRANSMISSIVE POSITIVE
POOR
GOOD
GOOD
VERY GOOD
VERY GOOD
EXCELENT
EXCELLENT
EXCELLENT
TEMPERATURE COMPENSATION & EL LIFE TIME
V
DD
+5V
THERMISTOR
10mΩ
272k @ 0°C
T
100k @ 25°C
INITIAL BRIGHTNESS RATIO
9.6k @ 100°C
AMBIENT CONDITIONS 20°C 70% RH
LCD
MODULE
100%
100V 50Hz
56kΩ
PNP hfe=≥200
V
L
50%
V
SS
27kΩ
100V 400Hz
-5V
1250
2500
TIME (hours)
100V 700Hz
3750
5000
Page 3
COMMANDS FOR CHARACTER MODULES
Command
RS
Clear
Display
0
Code
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
0
0
0
0
0
0
0
1
Description
Clears the display and returns
the cursor to the home position
(address 0).
Returns the cursor to the home
position (address 0). Also returns
a shifted display to the home
position. DD RAM contents
remain unchanged.
Sets the cursor move direction
and enables/disables the display.
Turns the display ON/OFF (D), or
the cursor ON/OFF (C), and blink
of the character at the cursor
position (B).
Moves the cursor and shifts the
display without changing the DD
RAM contents.
Sets the data width (DL), the
number of lines in the display (L),
and the character font (F).
Sets the CG RAM address. CG
RAM data can be read or altered
after making this setting.
Sets the DD RAM address. Data
may be written or read after mak-
ing this setting.
Reads the BUSY flag (BF) indi-
cating that an internal operation
is being performed and reads the
address counter contents.
Writes data into DD RAM or CG
RAM.
Reads data from DD RAM or CG
RAM.
DD RAM: Display data RAM
CG RAM: Character generator
RAM
A
CG
:
CG RAM Address
A
DD
:
DD RAM Address
Corresponds to cur-
sor address.
AC:
Address counter
Used for both DD
and CG RAM
address.
Execution
Time
82µs~1.64ms
Return
Home
0
0
0
0
0
0
0
0
1
*
40µs~1.64ms
Entry
Mode
Set
Display
ON/OFF
Control
Cursor &
Display
Shift
Function
Set
Set
CG RAM
Address
Set
DD RAM
Address
Read Busy
Flag &
Address
Write Data
to CG or
DD RAM
Read Data
from CG or
DD RAM
0
0
0
0
0
0
0
1
I/D
S
40µs
0
0
0
0
0
0
1
D
C
B
40µs
0
0
0
0
0
1
S/C
R/L
*
*
40µs
0
0
0
0
1
DL
N$ RE
*
#
40µs
0
0
0
1
A
CG
40µs
0
0
1
A
DD
40µs
0
1
BF
AC
1µs
1
0
Write Data
46µs
1
1
Read Data
46µs
Execution times
are typical. If
transfers are
timed by soft-
ware and the
busy flag is not
used, add 10%
to the above
times.
I/D = 1: Increment
I/D = 0: Decrement
S = 1: Accompanies display shift.
S/C= 1: Display shift
S/C = 0: cursor move
R/L= 1: Shift to the right. R/L= 0: Shift to the left.
DL = 1: 8 bits
DL = 0: 4 bits
N = 1: 2 lines
N = 0: 1 line
RE = 1: Ext. Reg. Ena.
F = 0: 5 x 7 dots
BF = 1: Busy
BF = 0: Can accept data
# Set to 1 on 24x4 modules
$ With KS0072 is Address Mode.
Page 48
CHARACTER MODULE INITIALIZATION
Internal Reset Circuit
The module is automatically initialized when the power is
applied. The following commands are executed during
initialization. The busy flag is kept in the busy state until
initialization is complete. The busy state lasts for 10 ms
after V
DD
reaches 4.5 volts.
1) Clear Display
2) Function set
DL=1.......8-bit data length for interface
N=0.........Single-line display
F=0.........5x7 dot matrix character font
3) Display ON/OFF Control
D=0........Display OFF
C=0........Cursor OFF
B=0........Blink function OFF
4) Entry Mode Set
I/D=1......Increment Mode
S=0........Display shift OFF
Software Initialization
8 bit interface
POWER ON
NOTE:
If the following power conditions are not satisfied, the
internal reset circuit does not function properly. In this
case, the initialization should be executed by the series
of instructions from outside the MPU (Software Initializa-
tion).
Power Conditions for Internal Reset
ITEM
Power Supply Rise Time
Power Supply Off Time
SYMBOL
trcc
tOFF
MIN
0.1
1.0
-
-
TYP
MAX
10
-
UNIT
ms
ms
4.5V
0.2V
0.2V
0.2V
t
rcc
t
OFF
0.1ms≤t
rcc
≤10ms
t
OFF
≥1ms
4 bit interface
POWER ON
Wait 15ms or more after
VDD reaches 4.5V
Function set: 8 bit
Busy flag can not be checked
Wait 20ms or more after VDD reaches 4.5V
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0
0
0
1
1
*
*
*
*
RS R/W DB7 DB6 DB5 DB4
0 0
0
0
1
1
Wait 4.1ms or more
Function set: 8 bit
Busy flag can not be checked
Wait 4.1ms or more
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0
0
0
1
1
*
*
*
*
RS R/W DB7 DB6 DB5 DB4
0 0
0
0
1
1
Wait 100µs or more
Function set: 8 bit
Busy flag can not be checked
Wait 100µs or more
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0
0
0
1
1
*
*
*
*
Function set: 4 bit
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0
0
0
1
1
N
F
*
*
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
I/D
0
1
S
Function Set
Display Off
Display Clear
Entry Mode Set
RS R/W DB7 DB6 DB5 DB4
0 0
0
0
1
1
RS R/W DB7 DB6 DB5 DB4
0 0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
N
0
1
0
0
0
0
0
F
0
0
0
0
0
1
1
*
0
0
0
0
0
I/D
0
*
0
0
0
1
0
S
End of Initialization
0
0
0
# The busy flag cannot be checked until this point is reached. If the busy
flag is not checked at all, the wait time should be longer than the total
execution time of these instructions.
0
End of Initialization
Page 44
DISPLAY CHARACTER POSITION AND CHARACTER ADDRESS
1) 8 x 1: HDM08111H-1
1
FIRST LINE
2
3
4
5
6
7
8
00 01 02 03 04 05 06 07
DISPLAY
POSITION
DD RAM
ADDRESS
2) 8 x 2: HDM08216H-1, HDM08216H-3, HDM08216L-3
1
FIRST LINE
SECOND LINE
2
3
4
5
6
7
8
DISPLAY
POSITION
00 01 02 03 04 05 06 07
40 41 42 43 44 45 46 47
DD RAM
ADDRESS
3) 12 x 2: HDM12216H, HDM12216L
1
FIRST LINE
SECOND LINE
2
3
4
5
6
7
8
9
10 11 12
DISPLAY
POSITION
DD RAM
ADDRESS
00 01 02 03 04 05 06 07 08 09 0A 0B
40 41 42 43 44 45 46 47 48 49 4A 4B
4) 16 x 1: HDM16116H-L, HDM16116L-L
1
FIRST LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
DISPLAY
POSITION
DD RAM
ADDRESS
5) 16 x 1: HDM16116H-2, HDM16116L, HDM16116L-7
1
FIRST LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
00 01 02 03 04 05 06 07 40 41 42 43 44 45 46 47
DISPLAY
POSITION
DD RAM
ADDRESS
6) 16 x 2: HDM16216H-2, HDM16216H-4, HDM16216H-5, HDM16216H-B, HDM16216H-S
HDM16216L-2, HDM16216L-5, HDM16216L-6, HDM16216L-7, HDM16216L-B, HDM16216L-S
1
FIRST LINE
SECOND LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
DISPLAY
POSITION
DD RAM
ADDRESS
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
7) 16 x 4: HDM16416H, HDM16416L
1
FIRST LINE
SECOND LINE
THIRD LINE
FORTH LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
DISPLAY
POSITION
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
DD RAM
ADDRESS
Page 42
8) 20 x 2: HDM20216H-3, HDM20216H-L, HDM20216L, HDM20216L-L
1
FIRST LINE
SECOND LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20
DISPLAY
POSITION
DD RAM
ADDRESS
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53
9) 20 x 4: HDM20416H, HDM20416L
1
FIRST LINE
SECOND LINE
THIRD LINE
FORTH LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20
DISPLAY
POSITION
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53
14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27
54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67
DD RAM
ADDRESS
10) 24 x 2: HDM24216H-2, HDM24216L-2
1
FIRST LINE
SECOND LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
DISPLAY
POSITION
DD RAM
ADDRESS
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57
11) 24 x 4: HDM24416H, HDM24416L
1
FIRST LINE
SECOND LINE
THIRD LINE
FORTH LINE
2
3
4
5
6
7
21 22 23 24
14 15 16 17
34 35 36 37
54 55 56 57
74 75 76 77
DISPLAY
POSITION
00 01 02 03 04 05 06
20 21 22 23 24 25 26
40 41 42 43 44 45 46
60 61 62 63 64 65 66
DD RAM
ADDRESS
12) 40 x 1: HDM40108H-2
1
FIRST LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15
37 38 39 40
24 25 26 27
DISPLAY
POSITION
DD RAM
ADDRESS
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E
13) 40 x 2: HDM40216H-4, HDM40216L
1
FIRST LINE
SECOND LINE
2
3
4
5
6
7
8
9
10 11 12 13 14 15
37 38 39 40
24 25 26 27
64 65 66 67
DISPLAY
POSITION
DD RAM
ADDRESS
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E
14) 40 x 4: HDM40416H-5, HDM40416L-4
1
FIRST LINE
SECOND LINE
THIRD LINE
FORTH LINE
2
3
4
5
6
7
37 38 39 40
24 25 26 27
64 65 66 67
24 25 26 27
64 65 66 67
DISPLAY
POSITION
00 01 02 03 04 05 06
40 41 42 43 44 45 46
00 01 02 03 04 05 06
40 41 42 43 44 45 46
DD RAM
ADDRESS
Page 43
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
