电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LV08AS14-13

产品描述AND Gate 4-Element 2-IN CMOS 14-Pin SO T/R
产品类别逻辑    逻辑   
文件大小290KB,共8页
制造商Diodes Incorporated
标准
下载文档 详细参数 选型对比 全文预览

74LV08AS14-13在线购买

供应商 器件名称 价格 最低购买 库存  
74LV08AS14-13 - - 点击查看 点击购买

74LV08AS14-13概述

AND Gate 4-Element 2-IN CMOS 14-Pin SO T/R

74LV08AS14-13规格参数

参数名称属性值
欧盟限制某些有害物质的使用Compliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
Logic FamilyLV
Logic FunctionAND
Number of Elements per Chip4
Number of Element Inputs2-IN
Number of Output Enables per Element0
Number of Selection Inputs per Element0
Number of Element Outputs1
Maximum Propagation Delay Time @ Maximum CL (ns)17.3@2.5V|12.5@3.3V|7.9@5V
Absolute Propagation Delay Time (ns)21
Process TechnologyCMOS
Maximum Low Level Output Current (mA)12
Maximum High Level Output Current (mA)-12
Minimum Operating Supply Voltage (V)2
Typical Operating Supply Voltage (V)2.5|3.3|5
Maximum Operating Supply Voltage (V)5.5
Maximum Quiescent Current (uA)20
Propagation Delay Test Condition (pF)50
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)125
系列
Packaging
Tape and Reel
Standard Package NameSOP
Supplier PackageSO
Pin Count14
MountingSurface Mount
Package Height1.45
Package Length8.74(Max)
Package Width3.99(Max)
PCB changed14
Lead ShapeGull-wing

文档预览

下载PDF文档
74LV08A
QUADRUPLE 2-INPUT AND GATES
Description
The 74LV08A provides provides four independent 2-input AND gates
with standard push-pull outputs. The device is designed for operation
with a power supply range of 2.0V to 5.5V.
The inputs are tolerant to 5.5V allowing this device to be used in a
mixed voltage environment. The device is fully specified for partial
power down applications using I
OFF
. The I
OFF
circuitry disables the
output preventing damaging current backflow when the device is
powered down.
The gates perform the Boolean function:
Pin Assignments
Y
=
A
B
or
Y
=
A
+
B
Features
Wide Supply Voltage Range from 2.0V to 5.5V
Sinks or Sources 12mA at V
CC
= 4.5V
CMOS Low Power Consumption
IOFF Supports Partial-Power Down Operation
Inputs or Outputs accept up to 5.5V
Inputs Can Be Driven by 3.3V or 5V Allowing for Voltage
Translation Applications
Schmitt Trigger Action at All Inputs
ESD Protection Tested per JESD 22
Exceeds 200-V Machine Model (A115)
Exceeds 2000-V Human Body Model (A114)
Exceeds 1000-V Charged Device Model (C101)
Latch-Up Exceeds 100mA per JESD 78, Class I
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
Halogen and Antimony Free. “Green” Device (Note 3)
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free,
"Green" and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)
and <1000ppm antimony compounds.
Applications
General Purpose Logic
Power Down Signal Isolation
Wide Array of Products Such As:
PCs, networking, Notebooks, Ultrabooks, Netbooks
Computer Peripherals, Hard Drives, CD/DVD ROM
TV, DVD, DVR, set top box
Notes:
Ordering Information
Device
74LV08AS14-13
74LV08AT14-13
Note:
Package Code
S14
T14
Packaging
(Note 4)
SO-14
TSSOP-14
13” Tape and Reel
Quantity
Part Number Suffix
2500/Tape & Reel
-13
2500/Tape & Reel
-13
4. The taping orientation and tape details can be found at http://www.diodes.com/datasheets/ap02007.pdf
74LV08A
Document number: DS35662 Rev. 2 - 2
1 of 8
www.diodes.com
July 2014
© Diodes Incorporated

74LV08AS14-13相似产品对比

74LV08AS14-13 74LV08AT14-13
描述 AND Gate 4-Element 2-IN CMOS 14-Pin SO T/R AND Gate 4-Element 2-IN CMOS 14-Pin TSSOP T/R
欧盟限制某些有害物质的使用 Compliant Compliant
ECCN (US) EAR99 EAR99
Part Status Active Active
HTS 8542.39.00.01 8542.39.00.01
Logic Family LV LV
Logic Function AND AND
Number of Elements per Chip 4 4
Number of Element Inputs 2-IN 2-IN
Number of Element Outputs 1 1
Maximum Propagation Delay Time @ Maximum CL (ns) 17.3@2.5V|12.5@3.3V|7.9@5V 17.3@2.5V|12.5@3.3V|7.9@5V
Absolute Propagation Delay Time (ns) 21 21
Process Technology CMOS CMOS
Maximum Low Level Output Current (mA) 12 12
Maximum High Level Output Current (mA) -12 -12
Minimum Operating Supply Voltage (V) 2 2
Typical Operating Supply Voltage (V) 2.5|3.3|5 2.5|3.3|5
Maximum Operating Supply Voltage (V) 5.5 5.5
Maximum Quiescent Current (uA) 20 20
Propagation Delay Test Condition (pF) 50 50
Minimum Operating Temperature (°C) -40 -40
Maximum Operating Temperature (°C) 125 125
系列
Packaging
Tape and Reel Tape and Reel
Supplier Package SO TSSOP
Pin Count 14 14
Mounting Surface Mount Surface Mount
Package Height 1.45 1.05(Max)
Package Length 8.74(Max) 5.1(Max)
Package Width 3.99(Max) 4.5(Max)
PCB changed 14 14

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 208  1170  723  846  1329  32  40  12  23  3 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved