电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

1812AC103MAT2A

产品描述Multilayer Ceramic Capacitors MLCC - SMD/SMT 1KV .01uF X7R 1812 20% Tol HI VOLT
产品类别无源元件   
文件大小105KB,共5页
制造商AVX
标准
下载文档 详细参数 全文预览

1812AC103MAT2A在线购买

供应商 器件名称 价格 最低购买 库存  
1812AC103MAT2A - - 点击查看 点击购买

1812AC103MAT2A概述

Multilayer Ceramic Capacitors MLCC - SMD/SMT 1KV .01uF X7R 1812 20% Tol HI VOLT

1812AC103MAT2A规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
AVX
产品种类
Product Category
Multilayer Ceramic Capacitors MLCC - SMD/SMT
RoHSDetails
电容
Capacitance
0.01 uF
电压额定值 DC
Voltage Rating DC
1 kVDC
电介质
Dielectric
X7R
容差
Tolerance
20 %
外壳代码 - in
Case Code - in
1812
外壳代码 - mm
Case Code - mm
4532
最小工作温度
Minimum Operating Temperature
- 55 C
最大工作温度
Maximum Operating Temperature
+ 125 C
产品
Product
General Type MLCCs
系列
Packaging
Cut Tape
系列
Packaging
MouseReel
系列
Packaging
Reel
封装 / 箱体
Package / Case
1812 (4532 metric)
类型
Type
High Voltage MLCCs for 600 V to 5 kV
电容-nF
Capacitance - nF
10 nF
电容-pF
Capacitance - pF
10000 pF
工厂包装数量
Factory Pack Quantity
1000
单位重量
Unit Weight
0.000952 oz

文档预览

下载PDF文档
High Voltage MLC Chips
For 600V to 5000V Applications
High value, low leakage and small size are difficult parameters to obtain in
capacitors for high voltage systems. AVX special high voltage MLC chip
capacitors meet these performance characteristics and are designed for
applications such as snubbers in high frequency power converters,
resonators in SMPS, and high voltage coupling/dc blocking. These high
voltage chip designs exhibit low ESRs at high frequencies.
Larger physical sizes than normally encountered chips are used to make
high voltage MLC chip products. Special precautions must be taken in
applying these chips in surface mount assemblies. The temperature
gradient during heating or cooling cycles should not exceed 4ºC per
second. The preheat temperature must be within 50ºC of the peak
temperature reached by the ceramic bodies through the soldering process.
Chip sizes 1210 and larger should be reflow soldered only. Capacitors may
require protective surface coating to prevent external arcing.
For 1825, 2225 and 3640 sizes, AVX offers leaded version in either
thru-hole or SMT configurations (for details see section on high voltage
leaded MLC chips).
NEW 630V RANGE
HOW TO ORDER
1808
AVX
Style
0805
1206
1210
1808
1812
1825
2220
2225
3640
***
A
A
271
K
A
1
1
A
Voltage
Temperature Capacitance Code Capacitance
Test Level
Termination*
Packaging
Special
600V/630V = C
Coefficient
(2 significant digits
Tolerance
A = Standard 1 = Pd/Ag
1 = 7" Reel**
Code
1000V = A NPO (C0G) = A
+ no. of zeros)
C0G:J = ±5%
T = Plated
3 = 13" Reel A = Standard
1500V = S
X7R = C
Examples:
K = ±10%
Ni and Sn
(RoHS Compliant)
10 pF = 100
M = ±20%
2000V = G
100 pF = 101 X7R: K = ±10%
2500V = W
1,000 pF = 102
M = ±20%
3000V = H
22,000 pF = 223
Z = +80%,
4000V = J
220,000 pF = 224
-20%
5000V = K
1 μF = 105
*Note:
Terminations with 5% minimum lead (Pb) is available, see pages 87 and 88 for LD style.
Leaded terminations are available, see pages 89 and 90.
Notes: Capacitors with X7R dielectrics are not intended for applications across AC supply mains or AC line filtering with polarity reversal. Contact plant for recommendations.
Contact factory for availability of Termination and Tolerance options for Specific Part Numbers.
**
The 3640 Style is not available on 7" Reels.
***
AVX offers nonstandard chip sizes. Contact factory for details.
W
L
T
t
DIMENSIONS
SIZE
(L) Length
millimeters (inches)
0805
1206
1210*
1808*
1812*
1825*
2220*
2225*
3640*
2.01 ± 0.20
3.20 ± 0.20
3.20 ± 0.20
4.57 ± 0.25
4.50 ± 0.30
4.50 ± 0.30
5.70 ± 0.40
5.72 ± 0.25
9.14 ± 0.25
(0.079 ± 0.008) (0.126 ± 0.008) (0.126 ± 0.008) (0.180 ± 0.010) (0.177 ± 0.012) (0.177 ± 0.012) (0.224 ± 0.016) (0.225 ± 0.010) (0.360 ± 0.010)
(W) Width
1.25 ± 0.20
1.60 ± 0.20
2.50 ± 0.20
2.03 ± 0.25
3.20 ± 0.20
6.40 ± 0.30
5.00 ± 0.40
6.35 ± 0.25
10.2 ± 0.25
(0.049 ±0.008) (0.063 ± 0.008) (0.098 ± 0.008) (0.080 ± 0.010) (0.126 ± 0.008) (0.252 ± 0.012) (0.197 ± 0.016) (0.250 ± 0.010) (0.400 ± 0.010)
(T) Thickness
1.30
1.52
1.70
2.03
2.54
2.54
3.30
2.54
2.54
Max.
(0.051)
(0.060)
(0.067)
(0.080)
(0.100)
(0.100)
(0.130)
(0.100)
(0.100)
(t) terminal min. 0.50 ± 0.25
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.76 (0.030)
max. (0.020 ± 0.010) 0.75 (0.030)
0.75 (0.030)
1.02 (0.040)
1.02 (0.040)
1.02 (0.040)
1.02 (0.040)
1.02 (0.040)
1.52 (0.060)
*Reflow Soldering Only
82
如何獲取芯幣?
好久沒來此轉悠了,忽然發現有了新變化,下載還需要芯幣 是爲了提高來訪熱度? 還有其它理由麽?...
lwz3968 单片机
共模和差模的理解
我们需要的是整个有意义的“输入信号”,要把两个输入端看作“整体”。 就像初中时平面坐标需要用 x,y 两个数表示,而到了高中或大学就只要用一个“数”v,但这个 v 是由 x,y 两个 ......
Aguilera 模拟与混合信号
请教大家一个关于计算采样率的问题!
我在用AD12的时候寄存器设置如下: ADC12CTL0 = MSC+REFON+REF2_5V+SHT0_8+SHT1_8; ADC12CTL1 = (0<<12)+SHP+(3<<1); //转换首地址为0,序列通道多次转换 我这个程序的 ......
qscft 微控制器 MCU
电饼铛到位,感谢论坛,感谢瑞萨
感谢论坛的活动和瑞萨的奖品。这回可以烙饼,烤鸡翅了。对吃货来说相当幸福,哈哈。...
人民币的幻想 瑞萨MCU/MPU
IAR ,改来改去 真麻烦
IAR编译STM32的M3,早期的版本,需要使用core_cm3文件,6版后就不使用它了。 在使用6版的编译成功的项目,现在使用7.1编译,就会出警告, 它来自: startup_stm32f10x_hd.s 文件,内容 ......
dontium 单片机
由ASIC原型校验用FPGA看高端FPGA
业界主要高端ASIC原型校验产品列表 这个表格验证了前面的初步判断,在高端领域,不论是FPGA芯片的数量,还是目标验证芯片的规模,赛灵思占有着绝对的市场地位。其中: l 在1片FPGA数量的板 ......
loodnew FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2898  2864  1881  2125  483  2  16  11  45  31 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved