Datasheet> 器件分类 > 逻辑> 逻辑> 74ALVT162823DG-T

74ALVT162823DG-T: 产品描述Flip Flops 18-BIT BUS 35 W/30 OHM; 产品类别逻辑逻辑; 文件大小104KB，共21页; 制造商NXP(恩智浦); 官网地址https://www.nxp.com

下载文档详细参数选型对比全文预览

74ALVT162823DG-T在线购买

供应商	器件名称	价格	最低购买	库存
	74ALVT162823DG-T	-	-	点击查看	点击购买

74ALVT162823DG-T概述

Flip Flops 18-BIT BUS 35 W/30 OHM

74ALVT162823DG-T规格参数

参数名称	属性值
Source Url Status Check Date	2013-06-14 00:00:00
是否Rohs认证	不符合
厂商名称	NXP(恩智浦)
零件包装代码	TSSOP
包装说明	6.10 MM, PLASTIC, SOT-364-1, TSSOP2-56
针数	56
Reach Compliance Code	unknown
其他特性	USER SELECTABLE 3.3V VCC
系列	ALVT
JESD-30 代码	R-PDSO-G56
JESD-609代码	e0
长度	14.15 mm
逻辑集成电路类型	BUS DRIVER
位数	9
功能数量	2
端口数量	2
端子数量	56
最高工作温度	85 °C
最低工作温度	-40 °C
输出特性	3-STATE WITH SERIES RESISTOR
输出极性	TRUE
封装主体材料	PLASTIC/EPOXY
封装代码	TSSOP
封装形状	RECTANGULAR
封装形式	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED
传播延迟（tpd）	6.3 ns
认证状态	Not Qualified
座面最大高度	1.2 mm
最大供电电压 (Vsup)	2.7 V
最小供电电压 (Vsup)	2.3 V
标称供电电压 (Vsup)	2.5 V
表面贴装	YES
技术	BICMOS
温度等级	INDUSTRIAL
端子面层	TIN LEAD
端子形式	GULL WING
端子节距	0.5 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	6.25 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

74ALVT162823

18-bit bus-interface D-type ﬂip-ﬂop with reset and enable with

Ω

termination resistors; 3-state

Rev. 02 — 11 August 2005

Product data sheet

1. General description

The 74ALVT162823 18-bit bus interface register is designed to eliminate the extra

packages required to buffer existing registers and provide extra data width for wider data

or address paths of buses carrying parity.

The 74ALVT162823 has two 9-bit wide buffered registers with clock enable (nCE) and

master reset (nMR) which are ideal for parity bus interfacing in high microprogrammed

systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before

the LOW-to-HIGH clock transition is transferred to the corresponding Q output of the

ﬂip-ﬂop.

The 74ALVT162823 is designed with 30

Ω

series resistance in both the pull-up and

pull-down output structures. This design reduces line noise in applications such as

memory address drivers, clock drivers, and bus receivers or transmitters.

2. Features

Two sets of high speed parallel registers with positive edge-triggered D-type ﬂip-ﬂops

5 V I/O compatible

Ideal where high speed, light loading or increased fan-in are required with MOS

microprocessors

Bus hold data inputs eliminate the need for external pull-up resistors to hold unused

inputs

Live insertion and extraction permitted

Power-up 3-state

Power-up reset

Output capability: +12 mA to

−12

Outputs include series resistance of 30

Ω

making external termination resistors

unnecessary

Latch-up protection:

JESD78: exceeds 500 mA

ESD protection:

MIL STD 883, method 3015: exceeds 2000 V

Machine Model: exceeds 200 V

74ALVT162823DG-T相似产品对比

	74ALVT162823DG-T	74ALVT162823DL	74ALVT162823DG
描述	Flip Flops 18-BIT BUS 35 W/30 OHM	Flip Flops 18-BIT BUS 35 W/30 OHM	Flip Flops 18-BIT BUS 35 W/30 OHM
是否Rohs认证	不符合	符合	不符合
厂商名称	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)
Reach Compliance Code	unknown	unknown	unknown
其他特性	USER SELECTABLE 3.3V VCC	WITH CLEAR AND CLOCK ENABLE; CAN ALSO BE OPERATED AT 3.3+/-0.3V	USER SELECTABLE 3.3V VCC
系列	ALVT	ALVT	ALVT
JESD-30 代码	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56
JESD-609代码	e0	e4	e0
长度	14.15 mm	18.425 mm	14.15 mm
逻辑集成电路类型	BUS DRIVER	BUS DRIVER	BUS DRIVER
位数	9	9	9
功能数量	2	2	2
端口数量	2	2	2
端子数量	56	56	56
最高工作温度	85 °C	85 °C	85 °C
最低工作温度	-40 °C	-40 °C	-40 °C
输出特性	3-STATE WITH SERIES RESISTOR	3-STATE WITH SERIES RESISTOR	3-STATE WITH SERIES RESISTOR
输出极性	TRUE	TRUE	TRUE
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	TSSOP	SSOP	TSSOP
封装形状	RECTANGULAR	RECTANGULAR	RECTANGULAR
封装形式	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED	260	NOT SPECIFIED
传播延迟（tpd）	6.3 ns	5 ns	6.3 ns
认证状态	Not Qualified	Not Qualified	Not Qualified
座面最大高度	1.2 mm	2.8 mm	1.2 mm
最大供电电压 (Vsup)	2.7 V	2.7 V	2.7 V
最小供电电压 (Vsup)	2.3 V	2.3 V	2.3 V
标称供电电压 (Vsup)	2.5 V	2.5 V	2.5 V
表面贴装	YES	YES	YES
技术	BICMOS	BICMOS	BICMOS
温度等级	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
端子面层	TIN LEAD	NICKEL PALLADIUM GOLD	TIN LEAD
端子形式	GULL WING	GULL WING	GULL WING
端子节距	0.5 mm	0.635 mm	0.5 mm
端子位置	DUAL	DUAL	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED	30	NOT SPECIFIED
宽度	6.25 mm	7.5 mm	6.25 mm
零件包装代码	TSSOP	-	TSSOP
包装说明	6.10 MM, PLASTIC, SOT-364-1, TSSOP2-56	-	6.10 MM, PLASTIC, SOT-364-1, TSSOP2-56
针数	56	-	56

74ALVT162823DG-T

74ALVT162823DG-T在线购买

74ALVT162823DG-T概述

74ALVT162823DG-T规格参数

文档预览

74ALVT162823DG-T相似产品对比

推荐资源