LTC1857/LTC1858/LTC1859
8-Channel, 12-/14-/16-Bit,
100ksps SoftSpan A/D Converters
with Shutdown
FEATURES
■
■
■
■
DESCRIPTIO
■
■
■
■
■
■
■
■
Sample Rate: 100ksps
8-Channel Multiplexer with
±25V
Protection
Single 5V Supply
Software-Programmable Input Ranges:
0V to 5V, 0V to 10V,
±5V
or
±10V
Single Ended or Differential
±3LSB
INL for the LTC1859,
±1.5LSB
INL for the
LTC1858,
±1LSB
INL for the LTC1857
Power Dissipation: 40mW (Typ)
SPI/MICROWIRE
TM
Compatible Serial I/O
Power Shutdown: Nap and Sleep
Signal-to-Noise Ratio: 87dB (Typ) for the LTC1859
Operates with Internal or External Reference
Internal Synchronized Clock
28-Pin SSOP Package
The LTC
®
1857/LTC1858/LTC1859 are 8-channel, low
power, 12-/14-/16-bit, 100ksps, analog-to-digital con-
verters (ADCs). These SoftSpan
TM
ADCs can be software-
programmed for 0V to 5V, 0V to 10V,
±5V
or
±10V
input
spans and operate from a single 5V supply. The 8-chan-
nel multiplexer can be programmed for single-ended
inputs or pairs of differential inputs or combinations of
both. In addition, all channels are fault protected to
±25V.
A fault condition on any channel will not affect the
conversion result of the selected channel.
An onboard high performance sample-and-hold and pre-
cision reference minimize external components. The low
40mW power dissipation is made even more attractive
with two user selectable power shutdown modes. DC speci-
fications include
±3LSB
INL for the LTC1859,
±1.5LSB
INL for the LTC1858 and
±1LSB
for the LTC1857.
The internal clock is trimmed for 5µs maximum conver-
sion time and the sampling rate is guaranteed at 100ksps.
A separate convert start input and data ready signal (BUSY)
ease connections to FIFOs, DSPs and microprocessors.
, LTC and LT are registered trademarks of Linear Technology Corporation.
SoftSpan is a trademark of Linear Technology Corporation.
MICROWIRE is a trademark of National Semiconductor Corporation.
APPLICATIO S
■
■
■
■
Industrial Process Control
Multiplexed Data Acquisition Systems
High Speed Data Acquisition for PCs
Digital Signal Processing
TYPICAL APPLICATIO
100kHz, 12-Bit/14-Bit/16-Bit Sampling ADC
CONVST
COM
CH0 LTC1857/ RD
CH1 LTC1858/ SCK
CH2 LTC1859 SDI
DGND
CH3
SDO
CH4
BUSY
CH5
OV
DD
CH6
DV
DD
CH7
+
AV
DD
MUXOUT
MUXOUT
–
AGND3
ADC
+
AGND2
ADC
–
REFCOMP
AGND1
V
REF
2.0
1.5
SOFTWARE-PROGRAMMABLE
SINGLE-ENDED OR
DIFFERENTIAL INPUTS
(0V TO 5V, 0V TO 10V,
±5V
OR
±10V)
µP
CONTROL
LINES
INL (LSB)
10µF
10µF
3V TO 5V
5V
5V
10µF
2.5V
1µF
10µF
U
LTC1859 Typical INL Curve
1.0
0.5
0
– 0.5
–1.0
–1.5
–2.0
–32768
–16384
0
CODE
16384
32767
1859 TA02
U
U
185789f
1
LTC1857/LTC1858/LTC1859
ABSOLUTE
(Notes 1, 2)
AXI U
RATI GS
PACKAGE/ORDER I FOR ATIO
TOP VIEW
COM
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
1
2
3
4
5
6
7
8
9
28 CONVST
27 RD
26 SCK
25 SDI
24 DGND
23 SDO
22 BUSY
21 OV
DD
20 DV
DD
19 AV
DD
18 AGND3
17 AGND2
16 REFCOMP
15 V
REF
Supply Voltage (OV
DD
= DV
DD
= AV
DD
= V
DD
) ........... 6V
Ground Voltage Difference
DGND, AGND1, AGND2, AGND3 ......................
±0.3V
Analog Input Voltage
ADC
+
, ADC
–
(Note 3) ...................(AGND1 – 0.3V) to (AV
DD
+ 0.3V)
CH0-CH7, COM ..................................................
±25V
Digital Input Voltage (Note 4) ...... (DGND – 0.3V) to 10V
Digital Output Voltage .... (DGND – 0.3V) to (DV
DD
+ 0.3V)
Power Dissipation .............................................. 500mW
Operating Temperature Range
LTC1857C/LTC1858C/LTC1859C ............ 0°C to 70°C
LTC1857I/LTC1858I/LTC1859I .......... – 40°C to 85°C
Storage Temperature Range ................. – 65°C to 150°C
Lead Temperature (Soldering, 10 sec) ................. 300°C
ORDER PART
NUMBER
LTC1857CG
LTC1857IG
LTC1858CG
LTC1858IG
LTC1859CG
LTC1859IG
MUXOUT
+
10
MUXOUT
–
11
ADC
+
12
ADC
–
13
AGND1 14
G PACKAGE
28-LEAD PLASTIC SSOP
T
JMAX
= 110°C,
θ
JA
= 95°C/W
Consult LTC Marketing for parts specified with wider operating temperature ranges.
CO VERTER A D
PARAMETER
Resolution
No Missing Codes
Transition Noise
Integral Linearity Error
Differential Linearity Error
Bipolar Zero Error
Bipolar Zero Error Drift
Bipolar Zero Error Match
Unipolar Zero Error
Unipolar Zero Error Drift
Unipolar Zero Error Match
Bipolar Full-Scale Error
Bipolar Full-Scale Error Drift
Bipolar Full-Scale Error Match
Unipolar Full-Scale Error
Unipolar Full-Scale Error Drift
Unipolar Full-Scale Error Match
Input Common Mode Range
The
●
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T
A
= 25°C.
MUXOUT connected to ADC inputs. (Notes 5, 6)
CONDITIONS
●
●
ULTIPLEXER CHARACTERISTICS
MIN
12
12
LTC1857
TYP MAX
MIN
14
14
LTC1858
TYP MAX
MIN
16
15
LTC1859
TYP MAX
0.06
(Notes 7, 15)
(Note 15)
(Note 8)
●
●
●
0.26
±1
1
±9
–1
±0.1
±4
±6
±6
±15
±1
±1.2
±0.35
±0.45
±2
±0.15
±0.40
±2.5
±7
±5
±0.45
±0.75
±10
±0.25
±0.85
±2.5
±7
±5
±12
0 to 10
±10
96
±1.5
1.5
±17
–2
1
±3
4
±28
±0.1
±10
±25
±1
±8
±0.1
±0.4
±2.5
±7
±15
±0.20
±0.75
±2.5
±7
±15
0 to 10
±10
96
–1
±0.1
(Note 8)
●
±1
External Reference (Note 11)
●
Internal Reference (Note 11)
External Reference
Internal Reference
External Reference (Note 11)
●
Internal Reference (Note 11)
External Reference
Internal Reference
Unipolar Mode
Bipolar Mode
●
●
±2.5
±7
±2.5
±7
0 to 10
±10
96
Input Common Mode Rejection Ratio
UNITS
Bits
Bits
LSB
RMS
LSB
LSB
LSB
ppm/°C
LSB
LSB
ppm/°C
LSB
%
%
ppm/°C
ppm/°C
LSB
%
%
ppm/°C
ppm/°C
LSB
V
V
dB
185789f
2
U
W
U
U
W W
W U
W
U
LTC1857/LTC1858/LTC1859
A ALOG I PUT
The
●
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 5)
PARAMETER
Analog Input Range
CONDITIONS
CH0 to CH7, COM
ADC
+
, ADC
–
(Note 3)
MIN
TYP
0 to 5, 0 to 10
±5, ±10
0 to 2.048
0 to 4.096
ADC
–
±1.024
ADC
–
±2.048
42
31
10
5
Hi-Z
5
24
12
4
●
Impedance
Capacitance
Input Leakage Current
DY A IC ACCURACY
SYMBOL
THD
PARAMETER
Total Harmonic Distortion
The
●
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. MUXOUT connected to ADC inputs. (Notes 5 and 12)
CONDITIONS
1kHz Input Signal,
First Five Harmonics
1kHz Input Signal
1kHz Input Signal
LTC1857
MIN TYP MAX
74
–101
–103
–120
1
–70
60
Full-Scale Step
(Note 9)
(Note 13)
150
4
150
LTC1858
MIN
TYP MAX
83
–101
–103
–120
1
–70
60
4
150
LTC1859
MIN TYP MAX
87
–101
–103
–120
1
–70
60
4
UNITS
dB
dB
dB
dB
MHz
ns
ps
µs
ns
S/(N + D) Signal-to-(Noise + Distortion) Ratio 1kHz Input Signal
Peak Harmonic or Spurious Noise
Channel-to-Channel Isolation
–3dB Input Bandwidth
Aperture Delay
Aperture Jitter
Transient Response
Overvoltage Recovery
U
W U
U
MAX
UNITS
V
V
V
V
V
V
kΩ
kΩ
kΩ
kΩ
kΩ
pF
pF
pF
pF
CH0 to CH7, COM
Unipolar
Bipolar
MUXOUT
+
, MUXOUT
–
Unipolar
Bipolar
ADC
+
, ADC
–
CH0 to CH7, COM
Sample Mode ADC
+
, ADC
–
0V to 2.048V,
±1.024V
0V to 4.096V,
±2.048V
Hold Mode ADC
+
, ADC
–
ADC
+
, ADC
–
, CONVST = Low
±1
µA
185789f
3
LTC1857/LTC1858/LTC1859
The
●
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
PARAMETER
V
REF
Output Voltage
V
REF
Output Temperature Coefficient
V
REF
Output Impedance
V
REFCOMP
Output Voltage
CONDITIONS
I
OUT
= 0
I
OUT
= 0
–0.1mA
≤
I
OUT
≤
0.1mA
I
OUT
= 0
●
I TER AL REFERE CE CHARACTERISTICS
DIGITAL I PUTS A D DIGITAL OUTPUTS
SYMBOL
V
IH
V
IL
I
IN
C
IN
V
OH
V
OL
I
OZ
C
OZ
I
SOURCE
I
SINK
PARAMETER
High Level Input Voltage
Low Level Input Voltage
Digital Input Current
Digital Input Capacitance
High Level Output Voltage
Low Level Output Voltage
Hi-Z Output Leakage
Hi-Z Output Capacitance
Output Source Current
Output Sink Current
CONDITIONS
V
DD
= 5.25V
V
DD
= 4.75V
V
IN
= 0V to V
DD
The
●
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
MIN
●
●
●
POWER REQUIRE E TS
PARAMETER
Positive Supply Voltage
Positive Supply Current
Nap Mode
Sleep Mode
Power Dissipation
Nap Mode
Sleep Mode
The
●
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
(Notes 9 and 10)
●
4
U W
U
U
U
U
U
MIN
2.475
TYP
2.50
±10
8
4.096
MAX
2.525
UNITS
V
ppm/°C
kΩ
V
TYP
MAX
0.8
±10
UNITS
V
V
µA
pF
V
V
2.4
5
V
DD
= 4.75V, I
O
= –10µA, OV
DD
= V
DD
V
DD
= 4.75V, I
O
= –200µA, OV
DD
= V
DD
V
DD
= 4.75V, I
O
= 160µA, OV
DD
= V
DD
V
DD
= 4.75V, I
O
= 1.6mA, OV
DD
= V
DD
V
OUT
= 0V to V
DD
, RD = High
RD = High
V
OUT
= 0V
V
OUT
= V
DD
4.74
●
●
●
4
0.05
0.10
15
–10
10
0.4
±10
V
V
µA
pF
mA
mA
MIN
4.75
TYP
5.00
8.0
5.5
8.0
40.0
27.5
40.0
MAX
5.25
13
8
15
UNITS
V
mA
mA
µA
mW
mW
µW
CONVST = 0V or 5V
CONVST = 0V or 5V
185789f
LTC1857/LTC1858/LTC1859
TI I G CHARACTERISTICS
SYMBOL
PARAMETER
f
SAMPLE(MAX)
Maximum Sampling Frequency
t
CONV
t
ACQ
f
SCK
t
r
t
f
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
t
12
t
13
Conversion Time
Acquisition Time
SCK Frequency
SDO Rise Time
SDO Fall Time
CONVST High Time
CONVST to BUSY Delay
SCK Period
SCK High
SCK Low
Delay Time, SCK↓ to SDO Valid
Time from Previous SDO Data Remains
Valid After SCK↓
SDO Valid After RD↓
RD↓ to SCK Setup Time
SDI Setup Time Before SCK↑
SDI Hold Time After SCK↑
SDO Valid Before BUSY↑
Bus Relinquish Time
RD = Low, C
L
= 25pF, See Test Circuits
See Test Circuits
C
L
= 25pF, See Test Circuits
C
L
= 25pF, See Test Circuits
C
L
= 25pF, See Test Circuits
C
L
= 25pF, See Test Circuits
Through CH0 to CH7 Inputs
Through ADC
+
, ADC
–
Only
(Note 14)
See Test Circuits
See Test Circuits
●
●
●
●
●
●
●
●
●
●
●
●
●
The
●
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
Through CH0 to CH7 Inputs
Through ADC
+
, ADC
–
Only
●
●
●
Note 1:
Absolute maximum ratings are those values beyond which the life
of a device may be impaired.
Note 2:
All voltage values are with respect to ground with DGND, AGND1,
AGND2 and AGND3 wired together unless otherwise noted.
Note 3:
When these pin voltages are taken below ground or above AV
DD
=
DV
DD
= OV
DD
= V
DD
, they will be clamped by internal diodes. This product
can handle currents of greater than 100mA below ground or above V
DD
without latchup.
Note 4:
When these pin voltages are taken below ground they will be
clamped by internal diodes. This product can handle currents of greater
than 100mA below ground without latchup. These pins are not clamped
to V
DD
.
Note 5:
V
DD
= 5V, f
SAMPLE
= 100kHz, t
r
= t
f
= 5ns unless otherwise
specified.
Note 6:
Linearity, offset and full-scale specifications apply for a single-
ended analog MUX input with respect to ground or ADC
+
with respect to
ADC
–
tied to ground.
Note 7:
Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual end points of the transfer curve.
The deviation is measured from the center of the quantization band.
UW
MIN
100
TYP
166
4
1
MAX
UNITS
kHz
kHz
5
4
µs
µs
µs
MHz
ns
ns
ns
●
0
6
6
40
15
50
10
10
25
5
20
11
20
0
7
5
20
10
20
30
ns
ns
ns
ns
45
ns
ns
30
ns
ns
ns
ns
ns
30
ns
Note 8:
Bipolar zero error is the offset voltage measured from – 0.5LSB
when the output code flickers between 0000 0000 0000 0000 and 1111
1111 1111 1111 for the LTC1859, between 00 0000 0000 0000 and 11
1111 1111 1111 for the LTC1858 and between 0000 0000 0000 and 1111
1111 1111 for the LTC1857. Unipolar zero error is the offset voltage
measured from 0.5LSB when the output codes flicker between 0000 0000
0000 0000 and 0000 0000 0000 0001 for the LTC1859, between 00 0000
0000 0000 and 00 0000 0000 0001 for the LTC1858 and between 0000
0000 0000 and 0000 0000 0001 for the LTC1857.
Note 9:
Guaranteed by design, not subject to test.
Note 10:
Recommended operating conditions.
Note 11:
Full-scale bipolar error is the worst case of –FS or +FS
untrimmed deviation from ideal first and last code transitions, divided by
the full-scale range, and includes the effect of offset error. For unipolar
full-scale error, the deviation of the last code transition from ideal, divided
by the full-scale range, and includes the effect of offset error.
Note 12:
All Specifications in dB are referred to a full-scale
±10V
input.
Note 13:
Recovers to specified performance after (2 • FS) input
overvoltage.
Note 14:
t
6
of 45ns maximum allows f
SCK
up to 10MHz for rising capture
with 50% duty cycle and f
SCK
up to 20MHz for falling capture (with 5ns
setup time for the receiving logic).
Note 15:
The specification is referred to the
±10V
input range.
185789f
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
