电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74HC244D(BJ)

产品描述Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin SOIC T/R
产品类别缓冲器和线路驱动器   
文件大小222KB,共7页
制造商Toshiba(东芝)
官网地址http://toshiba-semicon-storage.com/
标准
下载文档 详细参数 全文预览

74HC244D(BJ)概述

Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin SOIC T/R

74HC244D(BJ)规格参数

参数名称属性值
欧盟限制某些有害物质的使用Compliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
Logic FamilyHC
Logic FunctionBuffer/Line Driver
Number of Elements per Chip2
Number of Channels per Chip8
Number of Inputs per Chip8
Number of Input Enables per Chip0
Number of Outputs per Chip8
Number of Output Enables per Chip2 Low
Bus HoldNo
PolarityNon-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)130@2V|26@4.5V|22@6V
Absolute Propagation Delay Time (ns)205
Process TechnologyCMOS
Input Signal TypeSingle-Ended
输出类型
Output Type
3-State
Maximum Low Level Output Current (mA)7.8
Maximum High Level Output Current (mA)-7.8
Minimum Operating Supply Voltage (V)2
Typical Operating Supply Voltage (V)5
Maximum Operating Supply Voltage (V)6
Maximum Quiescent Current (uA)8
Propagation Delay Test Condition (pF)150
Maximum Power Dissipation (mW)500
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
系列
Packaging
Tape and Reel
Standard Package NameSOP
Supplier PackageSOIC
Pin Count20
MountingSurface Mount
Package Height2.25
Package Length13.1(Max)
Package Width7.5
PCB changed20
Lead ShapeGull-wing

文档预览

下载PDF文档
74HC240D,74HC244D
CMOS Digital Integrated Circuits Silicon Monolithic
74HC240D,74HC244D
1. Functional Description
• Octal Bus Buffer
74HC240D: INVERTED, 3-STATE OUTPUTS
74HC244D: NON-INVERTED, 3-STATE OUTPUTS
2. General
The 74HC240D and 74HC244D are high speed CMOS OCTAL BUS BUFFERs fabricated with silicon gate C
2
MOS
technology.
They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power
dissipation.
The 74HC240D is an inverting 3-state buffer and the 74HC244D are non-inverting 3-state buffers having two
active-low output enables.
These devices are designed to be used with 3-state memory address drivers, etc.
All inputs are equipped with protection circuits against static discharge or transient excess voltage.
3. Features
(1)
(2)
(3)
(4)
High speed: t
pd
= 10 ns (typ.) at V
CC
= 6.0 V
Low power dissipation: I
CC
= 4.0
µA
(max) at T
a
= 25
Balanced propagation delays: t
PLH
t
PHL
Wide operating voltage range: V
CC(opr)
= 2.0 V to 6.0 V
4. Packaging
SOIC20
Start of commercial production
©2016 Toshiba Corporation
1
2016-04
2016-05-24
Rev.2.0

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 712  2925  934  2184  2406  15  59  19  44  49 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved