Datasheet> 器件分类 > 可编程逻辑器件> 可编程逻辑> LCMXO3LF-1300E-5UWG36CTR1K

LCMXO3LF-1300E-5UWG36CTR1K: 产品描述FPGA - Field Programmable Gate Array 1280 LUTs; 产品类别可编程逻辑器件可编程逻辑; 文件大小2MB，共91页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3LF-1300E-5UWG36CTR1K在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3LF-1300E-5UWG36CTR1K	-	-	点击查看	点击购买

LCMXO3LF-1300E-5UWG36CTR1K概述

FPGA - Field Programmable Gate Array 1280 LUTs

LCMXO3LF-1300E-5UWG36CTR1K规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Lattice(莱迪斯)
包装说明	VFBGA,
Reach Compliance Code	compliant
ECCN代码	EAR99
JESD-30 代码	R-PBGA-B36
长度	2.541 mm
可配置逻辑块数量	160
端子数量	36
最高工作温度	85 °C
最低工作温度
组织	160 CLBS
封装主体材料	PLASTIC/EPOXY
封装代码	VFBGA
封装形状	RECTANGULAR
封装形式	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED
可编程逻辑类型	FIELD PROGRAMMABLE GATE ARRAY
座面最大高度	0.576 mm
最大供电电压	1.26 V
最小供电电压	1.14 V
标称供电电压	1.2 V
表面贴装	YES
温度等级	OTHER
端子形式	BALL
端子节距	0.4 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	2.487 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

MachXO3™ Family

Data Sheet

FPGA-DS-02032-2.1

March 2018

MachXO3™ Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

Features ...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable .........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

Architecture Overview ......................................................................................................................................10

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

Routing ..............................................................................................................................................................15

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs)............................................................................................................17

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

Programmable I/O Cells (PIC) ............................................................................................................................24

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

Input Gearbox ...................................................................................................................................................27

Output Gearbox.................................................................................................................................................29

sysIO Buffer .......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up......................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysIO Buffer Banks ....................................................................................................................................33

Hot Socketing ....................................................................................................................................................34

On-chip Oscillator ..............................................................................................................................................34

Embedded Hardened IP Functions ....................................................................................................................34

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

User Flash Memory (UFM) ................................................................................................................................39

Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Power On Reset ................................................................................................................................................. 40

Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

TraceID .............................................................................................................................................................. 43

Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

Absolute Maximum Rating ................................................................................................................................ 44

Recommended Operating Conditions ............................................................................................................... 44

Power Supply Ramp Rates ................................................................................................................................ 44

Power-On-Reset Voltage Levels ........................................................................................................................ 45

Hot Socketing Specifications ............................................................................................................................. 45

Programming/Erase Specifications ................................................................................................................... 45

ESD Performance .............................................................................................................................................. 46

DC Electrical Characteristics .............................................................................................................................. 46

Static Supply Current – C/E Devices .................................................................................................................. 47

Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

sysIO Recommended Operating Conditions....................................................................................................... 49

sysIO Single-Ended DC Electrical Characteristics ............................................................................................... 50

sysIO Differential Electrical Characteristics ....................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

Typical Building Block Function Performance – C/E Devices

........................................................................... 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

Derating Logic Timing ........................................................................................................................................ 57

Maximum sysIO Buffer Performance ................................................................................................................ 58

MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

sysCLOCK PLL Timing ......................................................................................................................................... 64

NVCM/Flash Download Time ............................................................................................................................ 66

JTAG Port Timing Specifications ........................................................................................................................ 66

sysCONFIG Port Timing Specifications .............................................................................................................. 68

C Port Timing Specifications ........................................................................................................................... 69

SPI Port Timing Specifications ........................................................................................................................... 69

Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges) ..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks IO Banks ...................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................33

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................35

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges ........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List ....................................................................................................................................27

Table 2.10. Output Gearbox Signal List ...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Table 2.16. Timer/Counter Signal Description .................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1,2,3

........................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates

................................................................................................................................ 44

Table 3.4. Power-On Reset Voltage Levels

1,2,3,4,5

................................................................................................................ 45

Table 3.5. Hot Socketing Specifications

1,2,3

......................................................................................................................... 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. Static Supply Current – C/E Devices

1,2,3,6

............................................................................................................ 47

Table 3.8. Programming and Erase Supply Current – C/E Devices

1,2,3,4

.............................................................................. 48

Table 3.9. sysIO Recommended Operating Conditions ...................................................................................................... 49

Table 3.10. sysIO Single-Ended DC Electrical Charateristics

1,2

............................................................................................ 50

Table 3.11. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.12. BLVDS DC Condition

........................................................................................................................................ 53

Table 3.13. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.14. MIPI DC Conditions

......................................................................................................................................... 55

Table 3.15. MIPI D-PHY Output DC Conditions

.................................................................................................................. 56

Table 3.16. MachXO3L/LF External Switching Characteristics – C/E Devices

1,2,3,4,5,6,10

....................................................... 59

Table 3.17. NVCM/Flash Download Time

1,2,3

...................................................................................................................... 66

Table 3.18. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.19. I

C Port Timing Specification

1,2

......................................................................................................................... 69

Table 3.20. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.21. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

推荐资源

新手求助，毕业设计，不成功就毕业不了！求各位帮帮忙: 在实验指导书的实验三中，输入make 指令显示如下错误，不知道是哪里的错误。请各位解一下，谢谢 ...; 浩浩学习 FPGA/CPLD

安路SparkRoad实现vga显示屏: 本帖最后由冒险武者于 2022-5-17 23:06 编辑 VGA(Video Graphics Adapter)接口也是D-Sub接口的俗称，是一种采用模拟信号传输的接口；VGA指的是显示器640X480等显示模式，VGA技术的应用还主 ......; 冒险武者国产芯片交流

mobile和PC注册表操作不一样吗?为什么这样打不开? HKEY key;: mobile和PC注册表操作不一样吗?为什么这样打不开? HKEY key; LPCTSTR data=TEXT("HKEY_LOCAL_MACHINE\\SoftWare\\Drivers\\Camera") ; if(RegOpenKeyEx(HKEY_LOCAL_MACHIN ......; Jamie 嵌入式系统

交流接触器嗡嗡响原因: 交流接触器嗡嗡响，用万用表量线圈两端电压正常，接触器还有震动，请问是什么原因？ 1、可能硅钢片存在问题。这个和硅钢片镇流器日光灯的响声一样。 2、更换接触器。 3、维修：首先清除硅 ......; eeleader 工业自动化与控制

求救各位大虾，怎样生成用于烧录的EEPROM文件，例如9S12HZ256: 各位帮帮忙啦，怎样生成用于烧录的EEPROM文件，例如使用的是9S12HZ256。谢谢啦！...; Evan_Wong NXP MCU

注册下单均有礼：世健双11开启，电工慎入啊！: 活动时间：11月8日-11月11日 :)温馨提示：参与活动的网友，请仔细阅读下方的活动须知，了解抽奖颁奖等内容。一、注册抽礼{:1_95:} 点此注册世健eSHOP（推荐码为：EW11）活动期间成功 ......; EEWORLD社区模拟电子

stm32学习笔记之串口通信

　　在基础实验成功的基础上，对串口的调试方法进行实践。硬件代码顺利完成之后，对日后调试需要用到的printf重定义进行调试，固定在自己的库函数中。　　b) 初始化函数定义：　　void USART_Configuration(void); //定义串口初始化函数　　c) 初始化函数调用：　　void UART_Configuration(void); //串口初始化函数调用　　初始化代...[详细]
光伏直流熔断器如何申请UL248认证？

光伏直流熔断器是一种用于保护光伏电池组件、逆变器和直流负载的安全装置。为了保证其安全性和可靠性，需要通过UL248认证。在申请UL248认证之前，首先需要确定该产品符合UL标准的要求。UL标准可以通过官方网站或者相关资料获取。然后，需要选择一家符合要求的第三方测试机构-安可捷进行测试。测试公司会对光伏直流熔断器进行多项检测，包括电气性能、机械性能、绝缘性能等。测试结果需要符合UL标准...[详细]
工业机械异常检测

您怎么知道一台机器是否在正常运行？问题的回答是：通过利用深度学习来检测工业机器的常规振动数据中的异常情况。异常检测有很多用途，而尤其在预测性维护中特别有用。这个深度学习的例子讲的是基于双向长短期记忆网络（biLSTM）的自动编码器。虽然这个词很拗口，但它仅表示训练网络来重构“正常”数据。这样，当我们给算法提供一些看起来不同的数据时，重构错误会提示您机器可能需要维护。当您所拥有的数据均为“正...[详细]
电动汽车和燃油车它们各自的优势是什么

目前电动车来势汹汹，但只是表象而已。燃油车的地位依然无法撼动，电动汽车可以说在环保排放上有着得天独厚的优势，动力也不弱，远远超过同价位的燃油车，但是有很多缺点目前无法克服。电动车目前最大的瓶颈就是电池。电池能量密度低、容量衰减、充电困难以及安全系数是目前电动汽车发展遇到的主要问题。想要提高续航里程那么只需要加大电池容量即可，但是汽车不仅空间有限而且总质量也不宜过高，总质量过大则电耗也会加大...[详细]
下雨天驾驶纯电动汽车会出现漏电现象吗

近几年国家对电动车的扶持力度越来越大，电动汽车也越来越多了。细心的小伙伴们会发现：大街小巷中多了许多绿色的牌照，而且绿色牌照的汽车在城市中还有着“不限行”等诸多便利。但是这也引发了许多安全的问题，引起很多人的担忧。有的人甚至担心在雨天行驶漏电，开着电动车不敢淌水，这些缺乏常识的问题。经过小编查阅资料，且多方取证，发现这些担忧都是过于“杞人忧天”了。在我国北方由于气候相对干燥，而且一般下雨也...[详细]
硬盘录像机编码融入智能技术解析

DVR市场发展现状 DVR即数字视频录像机，相对于传统的模拟视频录像机，采用硬盘录像，故常常被称为硬盘录像机。它是一套进行图像存储处理的计算机系统，具有对图像/语音进行长时间录像、录音、远程监视和控制的功能。本文重点介绍DVR市场发展现状及未来发展趋势。 DVR市场发展现状伴随着DVR市场规模的扩大，市场的新进者不断增多，这使得DVR市场竞争异常激烈，产品同质化严重。现在随着高清智能摄像机的出...[详细]
高阶辅助驾驶普及拐点已至，谁能占据智驾市场头筹？

在汽车智能化变革的浪潮中，高阶辅助驾驶正从前沿科技逐渐走进大众视野，成为行业竞争的新高地。2025年，被业内广泛视为高阶辅助驾驶普及的关键拐点，市场竞争愈发激烈，各大企业纷纷发力，试图在这片充满潜力的市场中抢占先机。近期，地平线HSD先锋体验日成为行业焦点，其发布的全新版本，以一段式端到端+强化学习技术为核心，基于征程6P强大的算力基座，为用户带来了前所未有的拟人辅助驾驶体验，被誉为“中国...[详细]
共享智慧的变革：研究人员开发群体智能机器人

在自动化技术突飞猛进的今天，机器人之间的协作已不再是科幻场景。试想这样的画面：数十台机器在仓库中搬运货物却互不干扰；在一个餐厅里，机器人能准确将菜品送至指定餐位；又或者在一个工厂里，机器人团队可以根据需求动态调整任务分工。（图片来源：ieeexplore.ieee.org）据外媒报道，国际研究团队依托基于ROS2的开源框架开发新系统，使多个机器人能以智能、灵活且安全的方式协同作业，...[详细]
英飞凌低噪声放大器在无线数据接收中的应用

　　2014年6月，工信部向联通和电信颁发4G FD-LTE牌照，加上在此之前发放给移动、联通、电信的4G TD-LTE牌照，这意味着国内三大运营商全面进入4G商用化时代，同时各大手机制造商纷纷推出多模、多频的LTE手机和终端，目前国内LTE用户规模已经达到5,000万。　　相对于3G而言，4G LTE能够提供更大的信道容量，手机用户可以享用更高的数据下载速率，在FD-LTE 20MHz...[详细]
汽车电机技术以后可以往哪里发展

永磁体是大量家用和工业设备的重要组件。它们在可再生能源领域尤其重要，包括电动汽车电动机。目前，这些磁铁基于稀土元素钕和镝，在用于电动汽车电机设计中越来越贵。欧盟已开始致力于消除或大大减少对永磁体中重稀土的需求。他们正在研究一些新的微结构工程策略，这将大大改善纯轻稀土元素磁体的性能。目前，用于电动汽车的高功率密度电机主要依靠稀土基永磁电机。随着成本的不断提高，稀土磁性材料的限制和稀缺，行业开...[详细]
新能源汽车整晚充电会导致电线发热起火吗

充电对于新能源汽车的使用来说，都不陌生，而作为电池的能量补给的方式来源来说，充电桩是个很重要的装置，新能源汽车充电分为快充和慢充，而一般来说，都会白天使用，利用晚上的时间对于车辆进行补电，根据充电时间来说，慢充需要5到8个小时才可以充满。充的时间过长，如整晚充电会不会导致电线发热起火？在使用的时候是无需担心的，根据车辆的充电装置来说，车辆充电器是带有自动断电功能，无论是慢充充电桩也好，还是...[详细]
R型控制变压器在哪些场合得到广泛应用？

日常生活中电源变压器会因为使用场景的不同，电源变压器各自的功能和使用也有所不同，最常见到的可以分为：控制变压器、隔离变压器、整流变压器、三相/单相变压器、高压变压器、工频变压器、低频变压器等，那今天我们就来说说R型控制电源变压器他的功能和有哪些作用，下面我们一起来看看。首先，让我们来看看R型控制变压器的工作原理。控制变压器通常采用电磁感应的工作原理，主要由主线圈和次线圈组成，次线圈在主线圈...[详细]
有R型电源变压器，再也不怕电压不合适！

在日常R型电源变压器运行中，随着使用设备的调整，使用的电压也有所变化，所以有人就会问了，那这个时候的变压器能修改电压吗？答案是可以的，一般情况下，变压器的电源电压不得超过额定值±5%，变压器可以在额定负荷下运行。那电源变压器是如何改变电压的呢？下面我们一起来看看。电源变压器不仅具有普通的电压变换功能，还具有绝缘隔离和功率传输功能；为了更好地实现这些功能，我们应该注意变压器的几个参数。首先是...[详细]
7年后回看自动驾驶：我们当初的预测对错几何？

我的职业生涯始终与半导体行业紧密相连，从产品管理到内容营销，我曾在多个岗位上做过无数预测与展望。无论是产品需求预测，还是新兴技术趋势研判，我都有过精准命中，也不乏误判失手。最近，我重读了自己在2018年5月撰写的“自动驾驶汽车是如何工作的？”一文。时至今日，这篇文章仍是美光阅读量最高的文章之一。在自动驾驶和汽车解决方案备受关注的今天，让我们看看这篇文章的独到之处。当时看来，这不过是篇寻常...[详细]
Keil5 STM32 C++开发 ARM V6编译器的使用教程

　　Keil5更新之后，开始支持ARM V6编译器，新版本的编译器对C++有了更多的支持，在编译方面也做了很多的改善，具体的没有详细了解，本文只是对STM32 开发下，使用V6版本的编译器进行STM32的C++开发作一个记录，方便和大家交流和参考。至于说为什么STM32要C++开发，这个没有解释，只是个人觉得C++比C有更多的方便，使得编程更加的容易，C++有更多的生态.... 　　开始上教程：...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多