电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LVC245ADTR2G

产品描述Bus Transceivers OCTAL BUS TRANSCEIVE
产品类别逻辑    逻辑   
文件大小85KB,共9页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
标准
下载文档 详细参数 全文预览

74LVC245ADTR2G在线购买

供应商 器件名称 价格 最低购买 库存  
74LVC245ADTR2G - - 点击查看 点击购买

74LVC245ADTR2G概述

Bus Transceivers OCTAL BUS TRANSCEIVE

74LVC245ADTR2G规格参数

参数名称属性值
Brand NameON Semiconductor
是否无铅不含铅
是否Rohs认证符合
厂商名称ON Semiconductor(安森美)
包装说明HALOGEN FREE AND ROHS COMPLIANT, TSSOP-20
制造商包装代码9.48
Reach Compliance Codecompliant
Factory Lead Time1 week
其他特性OPERATING SUPPLY VOLTAGE 1.65 TO 3.60
系列LVC/LCX/Z
JESD-30 代码R-PDSO-G20
JESD-609代码e4
长度6.5 mm
逻辑集成电路类型BUS TRANSCEIVER
湿度敏感等级1
位数8
功能数量1
端口数量2
端子数量20
最高工作温度125 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)260
传播延迟(tpd)16.9 ns
座面最大高度1.2 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)1.2 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级AUTOMOTIVE
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度4.4 mm
Base Number Matches1

文档预览

下载PDF文档
74LVC245A
Low-Voltage CMOS Octal
Transceiver
With 5 V−Tolerant Inputs and Outputs
(3−State, Non−Inverting)
www.onsemi.com
The 74LVC245A is a high performance, non−inverting octal
transceiver operating from a 1.2 to 3.6 V supply. High impedance TTL
compatible inputs significantly reduce current loading to input drivers
while TTL compatible outputs offer improved switching noise
performance. A V
I
specification of 5.5 V allows 74LVC245A inputs to
be safely driven from 5 V devices if V
CC
is less than 5.0 V. The
74LVC245A is suitable for memory address driving and all TTL level
bus oriented transceiver applications.
Current drive capability is 24 mA at both A and B ports. The
Transmit/Receive (T/R) input determines the direction of data flow
through the bi−directional transceiver. Transmit (active−HIGH)
enables data from A ports to B ports; Receive (active−LOW) enables
data from B to A ports. The Output Enable input, when HIGH,
disables both A and B ports by placing them in a HIGH Z condition.
Features
MARKING
DIAGRAM
20
TSSOP−20
DT SUFFIX
CASE 948E
1
A
L
Y
W
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
LVC
245A
ALYWG
G
20
1
Designed for 1.2 to 3.6 V V
CC
Operation
5 V Tolerant − Interface Capability with 5 V TTL Logic
Supports Live Insertion and Withdrawal
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
24 mA Output Sink and Source Capability
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
Near Zero Static Supply Current in All Three Logic States (10
mA)
Substantially Reduces System Power Requirements
ESD Performance:
Human Body Model >2000 V
Machine Model >200 V
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
©
Semiconductor Components Industries, LLC, 2015
1
October, 2015 − Rev. 0
Publication Order Number:
74LVC245A/D

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2805  707  1690  681  2766  9  53  25  2  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved