Datasheet> 器件分类 > 存储> 存储> IS49NLC36800-25EBL

IS49NLC36800-25EBL: 产品描述DRAM 288M, x36, 400Mhz RLDRAM2; 产品类别存储存储; 文件大小890KB，共34页; 制造商ISSI(芯成半导体); 官网地址http://www.issi.com/; 标准

下载文档详细参数全文预览

IS49NLC36800-25EBL在线购买

供应商	器件名称	价格	最低购买	库存
	IS49NLC36800-25EBL	-	-	点击查看	点击购买

IS49NLC36800-25EBL概述

DRAM 288M, x36, 400Mhz RLDRAM2

IS49NLC36800-25EBL规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	ISSI(芯成半导体)
零件包装代码	BGA
包装说明	TBGA, BGA144,12X18,40/32
针数	144
Reach Compliance Code	compliant
ECCN代码	EAR99
Factory Lead Time	13 weeks 6 days
访问模式	MULTI BANK PAGE BURST
最长访问时间	2.5 ns
其他特性	AUTO REFRESH
最大时钟频率 (fCLK)	400 MHz
I/O 类型	COMMON
JESD-30 代码	R-PBGA-B144
长度	18.5 mm
内存密度	301989888 bit
内存集成电路类型	DDR DRAM
内存宽度	36
功能数量	1
端口数量	1
端子数量	144
字数	8388608 words
字数代码	8000000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	8MX36
输出特性	3-STATE
封装主体材料	PLASTIC/EPOXY
封装代码	TBGA
封装等效代码	BGA144,12X18,40/32
封装形状	RECTANGULAR
封装形式	GRID ARRAY, THIN PROFILE
电源	1.5/1.8,1.8,2.5 V
认证状态	Not Qualified
座面最大高度	1.2 mm
连续突发长度	2,4,8
最大压摆率	1.105 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
宽度	11 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

IS49NLC93200,IS49NLC18160,IS49NLC36800

288Mb (x9, x18, x36) Common I/O RLDRAM



2 Memory

JUNE 2017

FEATURES



400MHz DDR operation (800Mb/s/pin data rate)

28.8Gb/s peak bandwidth (x36 at 400 MHz clock

frequency)

Reduced cycle time (15ns at 400MHz)

32ms refresh (8K refresh for each bank; 64K refresh

command must be issued in total each 32ms)

8 internal banks

Non-multiplexed addresses (address multiplexing

option available)

SRAM-type interface

Programmable READ latency (RL), row cycle time,

and burst sequence length

Balanced READ and WRITE latencies in order to

optimize data bus utilization

Data mask signals (DM) to mask signal of WRITE

data; DM is sampled on both edges of DK.



Differential input clocks (CK, CK#)

Differential input data clocks (DKx, DKx#)

On-die DLL generates CK edge-aligned data and

output data clock signals

Data valid signal (QVLD)

HSTL I/O (1.5V or 1.8V nominal)

25-60Ω matched impedance outputs

2.5V V

EXT

, 1.8V V

, 1.5V or 1.8V V

DDQ

I/O

On-die termination (ODT) R

IEEE 1149.1 compliant JTAG boundary scan

Operating temperature:

Commercial

= 0° to +95°C; T

= 0°C to +70°C),

Industrial

= -40°C to +95°C; T

= -40°C to +85°C)



OPTIONS



Package:



144-ball WBGA (lead-free)

Configuration:



32Mx9



16Mx18



8Mx36

Clock Cycle Timing:

Speed Grade

-25E

2.5

-25

2.5

-33

3.3

-5

Unit



notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the

latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

RLDRAM



is a registered trademark of Micron Technology, Inc.

Integrated Silicon Solution, Inc. – www.issi.com –

Rev. A2, 06/29/2017

IS49NLC93200,IS49NLC18160,IS49NLC36800

1.4 Ball Descriptions

Symbol

BA*

CK, CK#

CS#

DQ*

Type

Input

I/O

Description

Address inputs: Defines the row and column addresses for READ and WRITE operations. During a MODE

CK.

Bank address inputs: Selects to which internal bank a command is being applied to.

Input clock: CK and CK# are differential input clocks. Addresses and commands are latched on the rising

edge of CK. CK# is ideally 180 degrees out of phase with CK.

Chip select: CS# enables the command decoder when LOW and disables it when HIGH. When the

command decoder is disabled, new commands are ignored, but internal operations continue.

Data input: The DQ signals form the data bus. During READ commands, the data is referenced to both

edges of QK*. During WRITE commands, the data is sampled at both edges of DK.

Input data clock: DK* and DK*# are the differential input data clocks. All input data is referenced to

both edges of DK*. DK*# is ideally 180 degrees out of phase with DK*. For the x36 device, DQ0–DQ17

are referenced to DK0 and DK0# and DQ18–DQ35 are referenced to DK1 and DK1#. For the x9 and x18

devices, all DQ* are referenced to DK and DK#. All DK* and DK*# pins must always be supplied to the

device.

Input data mask: The DM signal is the input mask signal for WRITE data. Input data is masked when DM

is sampled HIGH. DM is sampled on both edges of DK (DK1 for the x36 configuration). Tie signal to

ground if not used.

IEEE 1149.1 clock input: This ball must be tied to V

if the JTAG function is not used.

IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used.

Command inputs: Sampled at the positive edge of CK, WE# and REF# define (together with CS#) the

command to be executed.

Input reference voltage: Nominally V

DDQ

/2. Provides a reference voltage for the input buffers.

External impedance (25–60Ω): This signal is used to tune the device outputs to the system data bus

impedance. DQ output impedance is set to 0.2 × RQ, where RQ is a resistor from this signal to ground.

Connecting ZQ to GND invokes the minimum impedance mode.

Output data clocks: QK* and QK*# are opposite polarity, output data clocks. They are free running, and

during READs, are edge-aligned with data output from the memory. QK*# is ideally 180 degrees out of

phase with QK*. For the x36 device, QK0 and QK0# are aligned with DQ0-DQ17, and QK1 and QK1# are

aligned with DQ18-DQ35. For the x18 device, QK0 and QK0# are aligned with DQ0-DQ8, while QK1 and

QK1# are aligned with Q9-Q17. For the x9 device, all DQs are aligned with QK0 and QK0#.

Data valid: The QVLD pin indicates valid output data. QVLD is edge-aligned with QK* and QK*#.

IEEE 1149.1 test output: JTAG output. This ball may be left as no connect if the JTAG function is not

used.

Power supply: Nominally, 1.8V.

DQ power supply: Nominally, 1.5V or 1.8V. Isolated on the device for improved noise immunity.

Power supply: Nominally, 2.5V.

Ground.

DQ ground: Isolated on the device for improved noise immunity.

Power supply: Isolated termination supply. Nominally, V

DDQ

/2.

Reserved for future use: This signal is internally connected.

Reserved for future use: This signal is not connected and can be connected to ground.

Do not use: These balls may be connected to ground. Note that if ODT is enabled, these pins are High-Z.

No function: These balls can be connected to ground.

DK*, DK*#

Input

TCK

TMS,TDI

WE#, REF#

REF

Input

I/O

QK*, QK*#

Output

QVLD

TDO

DDQ

EXT

SSQ

A21

A22

DNU

Output

Supply

Integrated Silicon Solution, Inc. – www.issi.com –

Rev. A2, 06/29/2017

IS49NLC36800-25EBL

IS49NLC36800-25EBL在线购买

IS49NLC36800-25EBL概述

IS49NLC36800-25EBL规格参数

文档预览

推荐资源