74AC174 • 74ACT174 Hex D-Type Flip-Flop with Master Reset
November 1988
Revised October 2000
74AC174 • 74ACT174
Hex D-Type Flip-Flop with Master Reset
General Description
The AC/ACT174 is a high-speed hex D-type flip-flop. The
device is used primarily as a 6-bit edge-triggered storage
register. The information on the D inputs is transferred to
storage during the LOW-to-HIGH clock transition. The
device has a Master Reset to simultaneously clear all flip-
flops.
Features
s
I
CC
reduced by 50%
s
Outputs source/sink 24 mA
s
ACT174 has TTL-compatible inputs
Ordering Code:
Order Number
74AC174SC
74AC174SJ
74AC174MTC
74AC174PC
74ACT174SC
74ACT174SJ
74ACT174MTC
74ACT174PC
Package Number
M16A
M16D
MTC16
N16E
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
D
0
–D
5
CP
MR
Q
0
–Q
5
Description
Data Inputs
Clock Pulse Input
Master Reset Input
Outputs
FACT is a trademark of Fairchild Semiconductor Corporation.
© 2000 Fairchild Semiconductor Corporation
DS009935
www.fairchildsemi.com
74AC174 • 74ACT174
Functional Description
The AC/ACT174 consists of six edge-triggered D-type flip-
flops with individual D inputs and Q outputs. The Clock
(CP) and Master Reset (MR) are common to all flip-flops.
Each D input’s state is transferred to the corresponding flip-
flop’s output following the LOW-to-HIGH Clock (CP) transi-
tion. A LOW input to the Master Reset (MR) will force all
outputs LOW independent of Clock or Data inputs. The AC/
ACT174 is useful for applications where the true output
only is required and the Clock and Master Reset are com-
mon to all storage elements.
Truth Table
Inputs
MR
L
H
H
H
CP
D
X
H
L
X
Output
Q
L
H
L
Q
L
X
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
=
LOW-to-HIGH Transition
X
=
Immaterial
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74AC174 • 74ACT174
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
= −
0.5V
V
I
=
V
CC
+
0.5V
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
= −
0.5V
V
=
V
CC
+
0.5V
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
PDIP
140
°
C
−
0.5V to
+
7.0V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
±
50 mA
±
50 mA
−
65
°
C to
+
150
°
C
Recommended Operating
Conditions
Supply Voltage (V
CC
)
AC
ACT
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
Minimum Input Edge Rate (
∆
V/
∆
t)
AC Devices
V
IN
from 30% to 70% of V
CC
V
CC
@ 3.3V, 4.5V, 5.5V
Minimum Input Edge Rate (
∆
V/
∆
t)
ACT Devices
V
IN
from 0.8V to 2.0V
V
CC
@ 4.5V, 5.5V
125 mV/ns
Note 1:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT circuits outside databook specifications.
2.0V to 6.0V
4.5V to 5.5V
0V to V
CC
0V to V
CC
−
40
°
C to
+
85
°
C
125 mV/ns
DC Electrical Characteristics for AC
Symbol
V
IH
Parameter
Minimum HIGH Level
Input Voltage
V
IL
Maximum LOW Level
Input Voltage
V
OH
Minimum HIGH Level
Output Voltage
V
CC
(V)
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
3.0
4.5
5.5
3.0
4.5
5.5
I
IN
(Note 4)
I
OLD
I
OHD
I
CC
(Note 4)
Maximum Input
Leakage Current
Minimum Dynamic
Output Current (Note 3)
Maximum Quiescent
Supply Current
5.5
5.5
5.5
5.5
4.0
0.002
0.001
0.001
T
A
= +25°C
Typ
1.5
2.25
2.75
1.5
2.25
2.75
2.99
4.49
5.49
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
2.56
3.86
4.86
0.1
0.1
0.1
0.36
0.36
0.36
±0.1
T
A
= −40°C
to
+85°C
Guaranteed Limits
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
V
IN
=
V
IL
or V
IH
2.46
3.76
4.76
0.1
0.1
0.1
V
IN
=
V
IL
or V
IH
0.44
0.44
0.44
±1.0
75
−75
40.0
µA
mA
mA
µA
V
I
OL
= 12 mA
I
OL
= 24 mA
I
OL
= 24 mA (Note 2)
V
I
=
V
CC
or GND
V
OLD
=
1.65V Max
V
OHD
=
3.85V Min
V
IN
=
V
CC
or GND
V
I
OUT
=
50
µA
V
I
OH
=
−12
mA
I
OH
=
−24
mA
I
OH
=
−24
mA (Note 2)
V
I
OUT
= −50 µA
V
V
OUT
=
0.1V
or V
CC
−
0.1V
V
Units
Conditions
V
OUT
=
0.1V
or V
CC
−
0.1V
Note 2:
All outputs loaded; thresholds on input associated with output under test.
Note 3:
Maximum test duration 2.0 ms, one output loaded at a time.
Note 4:
I
IN
and I
CC
@ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V
CC
.
3
www.fairchildsemi.com
74AC174 • 74ACT174
DC Electrical Characteristics for ACT
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum HIGH Level
Input Voltage
Maximum LOW Level
Input Voltage
Minimum HIGH Level
Output Voltage
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
4.5
5.5
4.5
5.5
I
IN
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input
Leakage Current
Maximum
I
CC
/Input
Minimum Dynamic
Output Current (Note 6)
Maximum Quiescent
Supply Current
5.5
5.5
5.5
5.5
5.5
4.0
0.6
0.001
0.001
T
A
= +25°C
Typ
1.5
1.5
1.5
1.5
4.49
5.49
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
0.1
0.1
0.36
0.36
±0.1
T
A
= −40°C
to
+85°C
Guaranteed Limits
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
±1.0
1.5
75
−75
40.0
µA
mA
mA
mA
µA
V
Units
V
V
V
Conditions
V
OUT
=
0.1V
or V
CC
−
0.1V
V
OUT
=
0.1V
or V
CC
−
0.1V
I
OUT
= −50 µA
V
IN
=
V
IL
or V
IH
V
I
OH
=
−24
mA
I
OH
=
−24
mA (Note 5)
I
OUT
=
50
µA
V
IN
=
V
IL
or V
IH
V
I
OL
= 24 mA
I
OL
= 24 mA (Note 5)
V
I
=
V
CC
, GND
V
I
=
V
CC
−
2.1V
V
OLD
=
1.65V Max
V
OHD
=
3.85V Min
V
IN
=
V
CC
or GND
Note 5:
All outputs loaded; thresholds on input associated with output under test.
Note 6:
Maximum test duration 2.0 ms, one output loaded at a time.
AC Electrical Characteristics for AC
Symbol
f
MAX
t
PLH
t
PHL
t
PHL
Parameter
Maximum Clock
Frequency
Propagation Delay
CP to Q
n
Propagation Delay
CP to Q
n
Propagation Delay
MR to Q
n
Note 7:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
V
CC
(V)
(Note 7)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
T
A
= +25°C
C
L
=
50 pF
Min
90
100
2.0
1.5
2.0
1.5
2.5
1.5
Typ
100
125
9.0
6.0
8.5
6.0
9.0
7.0
11.5
8.5
11.0
8.0
11.5
9.0
Max
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Min
70
100
1.5
1.0
1.5
1.0
2.0
1.5
12.5
9.5
12.0
9.0
12.5
10.5
Max
Units
MHz
ns
ns
ns
www.fairchildsemi.com
4
74AC174 • 74ACT174
AC Operating Requirements for AC
Symbol
t
S
t
H
Parameter
Setup Time, HIGH or LOW
D
n
to CP
Hold Time, HIGH or LOW
D
n
to CP
t
W
t
W
t
REC
MR Pulse Width, LOW
CP Pulse Width
Recovery Time
MR to CP
Note 8:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
V
CC
(V)
(Note 8)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
T
A
= +25°C
C
L
=
50 pF
Typ
2.5
2.0
1.0
0.5
1.0
1.0
1.0
1.0
0
0
6.5
5.0
3.0
3.0
5.5
5.0
5.5
5.0
2.5
2.0
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Guaranteed Minimum
7.0
5.5
3.0
3.0
7.0
5.0
7.0
5.0
2.5
2.0
Units
ns
ns
ns
ns
ns
AC Electrical Characteristics for ACT
Symbol
f
MAX
t
PLH
t
PHL
t
PHL
Maximum Clock
Frequency
Propagation Delay
CP to Q
n
Propagation Delay
CP to Q
n
Propagation Delay
MR to Q
n
Note 9:
Voltage Range 5.0 is 5.0V
±
0.5V
Parameter
V
CC
(V)
(Note 9)
5.0
5.0
5.0
5.0
T
A
= +25°C
C
L
=
50 pF
Min
165
1.5
1.5
1.5
Typ
200
7.0
7.0
6.5
10.5
10.5
9.5
Max
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Min
140
1.5
1.5
1.5
11.5
11.5
11.0
Max
Units
MHz
ns
ns
ns
AC Operating Requirements for ACT
Symbol
t
S
t
H
Parameter
Setup Time, HIGH or LOW
D
n
to CP
Hold Time, HIGH or LOW
D
n
to CP
t
W
t
W
t
rec
MR Pulse Width, LOW
CP Pulse Width, HIGH or LOW
Recovery Time
MR to CP
Note 10:
Voltage Range 5.0 is 5.0V
±
0.5V
V
CC
(V)
(Note 10)
5.0
5.0
5.0
5.0
5.0
T
A
= +25°C
C
L
=
50 pF
Typ
0.5
1.0
1.5
1.5
−1.0
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Guaranteed Minimum
1.5
2.0
3.0
3.0
0.5
1.5
2.0
3.5
3.5
0.5
Units
ns
ns
ns
ns
ns
Capacitance
Symbol
C
IN
C
PD
Parameter
Input Capacitance
Power Dissipation Capacitance
Typ
4.5
85.0
Units
pF
pF
V
CC
=
OPEN
V
CC
=
5.0V
Conditions
5
www.fairchildsemi.com
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
