STG3684
LOW VOLTAGE 0.5Ω MAX DUAL SPDT SWITCH
WITH BREAK BEFORE MAKE FEATURE
I
I
I
uc
d
)
ro
(s
P
ct
te
du
le
o
so
Pr
b
e
O
et
) -
ol
(s
bs
ct
O
u
-
od
s)
r
(
P
ct
te
du
le
o
so
Pr
b
e
O
t
le
so
b
O
Table 1: Order Codes
PACKAGE
QFN
I
I
I
I
HIGH SPEED:
t
PD
= 0.3ns (TYP.) at V
CC
= 3.0V
t
PD
= 0.4ns (TYP.) at V
CC
= 2.3V
ULTRA LOW POWER DISSIPATION:
I
CC
= 0.2µA (MAX.) at T
A
= 85°C
LOW "ON" RESISTANCE V
IN
= 0V:
R
ON
= 0.5Ω (MAX. T
A
= 25°C) at V
CC
= 2.7
R
ON
= 0.8Ω (MAX. T
A
= 25°C) at V
CC
= 2.3V
R
ON
= 3.0Ω (MAX. T
A
= 25°C) at V
CC
= 1.8V
WIDE OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 1.65V to 4.3V SINGLE SUPPLY
4.3V TOLERANT AND 1.8V COMPATIBLE
THRESHOLD ON DIGITAL CONTROL INPUT
at V
CC
= 2.3 to 3.0V
LATCH-UP PERFORMANCE EXCEEDS
300mA (JESD 17)
ESD PERFORM. (ANALOG CHAN. vs GND):
HBM > 7KV (MIL STD 883 method 3015)
QFN
s)
t(
T&R
STG3684QTR
DESCRIPTION
The STG3684 is an high-speed CMOS DUAL
ANALOG S.P.D.T. (Single Pole Dual Throw)
SWITCH or DUAL 2:1 Multiplexer/Demultiplexer
Bus Switch fabricated in silicon gate C
2
MOS
technology. It is designed to operate from 1.65V to
4.3V, making this device ideal for portable
applications.
It offers very low ON-Resistance (<0.5
Ω
) at
V
CC
=3.0V. The nIN inputs are provided to control
Figure 1: Pin Connection
the switches. The switches nS1 are ON (they are
connected to common Ports Dn) when the nIN
input is held high and OFF (high impedance state
exists between the two ports) when nIN is held
low; the switches nS2 are ON (they are connected
to common Ports Dn) when the nIN input is held
low and OFF (high impedance state exists
between the two ports) when IN is held high.
Additional key features are fast switching speed,
Break Before Make Delay Time and Ultra Low
Power Consumption. All inputs and outputs are
equipped with protection circuits against static
discharge, giving them ESD immunity and
transient excess voltage. It’s available in the
commercial temperature range in the QFN
package.
July 2005
Rev. 4
1/11
STG3684
Figure 2: Input Equivalent Circuit
Table 2: Pin Description
QFN
PIN N°
1, 9
2, 10
4, 12
3, 11
5,7,8,13,15,16
6
14
SYMBOL
1IN, 2IN
1S1 to 2S1
1S2 to 2S2
D1, D2
NC
GND
V
CC
NAME AND
FUNCTION
Controls
Independent Chan-
nels
Common Channels
Not Connected
Ground (0V)
Positive Supply
Voltage
Table 3: Truth Table
IN
H
L
SWITCH S1
ON
OFF(*)
uc
d
)
ro
(s
P
ct
te
du
le
o
so
Pr
b
e
O
et
) -
ol
(s
bs
ct
O
u
-
od
s)
r
(
P
ct
te
du
le
o
so
Pr
b
e
O
t
le
so
b
O
OFF(*)
ON
(*) High Impedance
SWITCH S2
s)
t(
Table 4: Absolute Maximum Ratings
Symbol
V
CC
V
I
V
IC
V
O
I
IK
I
O
Parameter
Supply Voltage
Value
-0.5 to 4.6
-0.5 to 4.6
−
50
Unit
V
V
V
V
DC Input Voltage
-0.5 to V
CC
+ 0.5
-0.5 to V
CC
+ 0.5
±
50
DC Control Input Voltage
DC Output Voltage
I
IKC
I
OK
DC Input Diode Current on control pin (V
IN
< 0V)
DC Input Diode Current (V
IN
< 0V)
DC Output Diode Current
DC Output Current
mA
mA
mA
mA
mA
mA
°C
±
20
±
300
±
500
1120
300
I
OP
DC Output Current Peak (pulse at 1ms, 10% duty cycle)
I
CC
or I
GND
DC V
CC
or Ground Current
Power Dissipation at T
a
=70°C (1)
P
D
T
stg
T
L
Storage Temperature
Lead Temperature (10 sec)
±
100
mW
°C
-65 to 150
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
(1) Derate above 70°C: by 18.5mW/°C.
Table 5: Recommended Operating Conditions
Symbol
V
CC
V
I
V
IC
V
O
T
op
dt/dv
Parameter
Supply Voltage (note 1)
Input Voltage
Control Input Voltage
Output Voltage
Operating Temperature
Value
1.65 to 4.3
0 to V
CC
0 to 4.3
0 to V
CC
-55 to 125
Unit
V
V
V
V
°C
Input Rise and Fall Time Control Input
V
CC
= 1.65V to 2.7V
V
CC
= 3.0V to 4.3V
0 to 20
0 to 10
ns/V
1) Truth Table guaranteed: 1.2V to 4.3V.
2/11
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
