6 provides a selectable current of -60mA or +300mA.
Channel 7 provides 90mA. Channels 8 and 9 provide a
selectable current of 15mA or 35mA. Connect DAC out-
puts in parallel to obtain additional current or to achieve
higher resolution. The device contains an internal refer-
ence.
An I
2
C-compatible interface drives the device with clock
rates of up to 400kHz. An active-high asynchronous CLR
input resets DAC codes to zero independent of the serial
interface. The device provides a separate power-supply
input for driving the interface logic.
The MAX5112 is specified over the -40NC to +105NC
temperature range, and is available in 3mm x 3mm,
36-bump WLP and 5mm x 5mm, 32-pin TQFN packages.
S
Low 3.0V Supply
S
Integrated Multiplexers for Outputs 1 and 2
S
Increased Current or Resolution with Outputs
Connected in Parallel
S
I
2
C-Compatible Serial Interface
S
Internal Reference
S
Overtemperature Protection
S
-40NC to +105NC Temperature Range
S
Available in 36-Bump WLP or 32-Pin TQFN Packages
Features
Applications
Tunable Laser Diode Biasing
Ordering Information
PART
MAX5112GWX+T
MAX5112GTJ+
INTERFACE
I
2
C
I
2
C
PIN-PACKAGE
36 WLP
32 TQFN-EP*
Note:
All devices are specified over the -40°C to +105°C
operating temperature range.
+Denotes
a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.
*EP
= Exposed pad.
Typical Operating Circuit
V
DD
DIGITAL POWER
SUPPLY
V
DD
C7
0.1
µ
F
C8
0.1
µ
F
V
SS
C1
0.1
µ
F
32
31
30
29
28
27
26
OP2C
OP5
OP9
OP2A
OP2B
OP2D
V
DD7
V
DD6
25
C6
0.1µ
F
1
2
µ
C
SDA
SCL
A0
A1
V
DDI
DGND
AGND
OP1A
CLR
V
DD1
V
DD2
N.C.
OP7
OP8
OP3
OP4
MAX5112
V
SS
V
DD5
OP6
V
DD4
V
DD3
OP1D
OP1C
OP1B
24
23
22
21
20
19
18
17
C10
0.1µ
F
C2
0.1
µ
F
V
DD
3
4
5
C5
0.1
µ
F
6
7
8
C9
0.1
µ
F
9
10
11
12
13
14
15
C4
0.1
µ
F
16
V
DD
V
DD
C3
0.1
µ
F
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.
19-6060; Rev 2; 5/13
MAX5112
9-Channel, 14-Bit, Current DAC
with I
2
C Interface
ABSOLUTE MAXIMUM RATINGS
V
DD
to AGND .................…………………………..-0.3V to +4.0V
V
SS
to AGND ........................................................-6.0V to +0.3V
V
DDI
to AGND ......................................................-0.3V to +6.0V
OP6 to AGND……the higher of (V
DD
- 9V), (V
SS
- 0.3V) and -6.0V
to the lower of (V
DD
+ 0.3V) and +4.0V
OP1 to OP5 and OP7, OP8,
OP9 to AGND...-0.3V to the lower of (V
DD
+ 0.3V) and +4.0V
A1 to DGND .... -0.3V to the lower of (V
DDIO
+ 0.3V) and +6.0V
N.C. to AGND ......-0.3V to the lower of (V
DD
+ 0.3V) and +4.0V
Digital I/Os to DGND ............................................-0.3V to +6.0V
AGND to DGND ...................................................-0.3V to +0.3V
All Other Pins to AGND. ..………………………….-0.3V to +4.0V
Continuous Power Dissipation (T
A
= +70NC)
WLP (derate at 26.3mW/NC above +70NC) .................. 2104mW
TQFN (derate at 34.5mW/NC above +70NC) ..............2758mW
Maximum Current Into Any Pin ........................................380mA
Operating Temperature Range ........................ -40NC to +105NC
Storage Temperature Range............................ -65NC to +150NC
Junction Temperature .....................................................+150NC
Lead Temperature (TQFN only, soldering 10s) ..............+300NC
Soldering Temperature (reflow) ......................................+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Package Thermal Characteristics (Note 1)
TQFN
Junction-to-Ambient Thermal Resistance (q
JA
) ..........29NC/W
Junction-to-Case Thermal Resistance (q
JC
) ..............1.7NC/W
WLP
Junction-to-Ambient Thermal Resistance (q
JA
) ..........38NC/W
Note 1:
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to
www.maximintegrated.com/thermal-tutorial.
ELECTRICAL CHARACTERISTICS
(V
DD
= +2.6V to +3.3V, V
SS
= -4.75V to -5.46V, V
DDI
= +1.8V to +5.25V, AGND = DGND, T
A
= -40NC to +105NC, V
OP1–
V
OP5
=
V
OP6
sourcing = V
OP7,
V
OP8,
and V
OP9
= V
DD
- 1V, V
OP6
sinking = V
SS
+ 1V. Typical specifications at V
DD
= 3.0V, V
SS
= -5.2V,
T
A
= +25NC. Specifications apply to all DACs and outputs, unless otherwise noted.) (Note 2)
PARAMETER
STATIC PERFORMANCE
Resolution
Differential Nonlinearity
Integral Nonlinearity
N
DNL
INL
Guaranteed monotonic
OP1 to OP6 source, OP7,
OP8, OP9
OP6 sink
OP1 and OP2
OP3
OP4
Full-Scale Output
I
MAX
OP5
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
15mA FS range
35mA FS range
2mA FS range
20mA FS range
14
Q0.5
Q2
Q8
10
2
20
90
180
300
-60
90
15
35
mA
Q1.0
Q8
Bits
LSB
LSB
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
2
Maxim Integrated
MAX5112
9-Channel, 14-Bit, Current DAC
with I
2
C Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= +2.6V to +3.3V, V
SS
= -4.75V to -5.46V, V
DDI
= +1.8V to +5.25V, AGND = DGND, T
A
= -40NC to +105NC, V
OP1–
V
OP5
=
V
OP6
sourcing = V
OP7,
V
OP8,
and V
OP9
= V
DD
- 1V, V
OP6
sinking = V
SS
+ 1V. Typical specifications at V
DD
= 3.0V, V
SS
= -5.2V,
T
A
= +25NC. Specifications apply to all DACs and outputs, unless otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
OP1 and OP2
OP3
OP4
Offset Error (Note 3)
OE
OP5
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
OP1 and OP2
OP3
OP4
Offset Error Tempco (Note 4)
OETC
OP5
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
Ideal Gain
Gain Error (Note 3)
I
GAIN
All but OP3, 2mA and OP6 sink
GE
OP3, 2mA
OP6 sink
Gain Error Tempco (Note 4)
Output Compliance Range
DYNAMIC PERFORMANCE
OP1 and OP2
OP3
OP4
Output Resistance
R
OUT
OP5
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
Maxim Integrated
MIN
-120
-24
-240
-1080
-2160
-3600
0
-1080
-180
-420
TYP
-60
-12
-120
-540
-1080
-1800
360
-540
-90
-210
MAX
0
0
0
0
0
0
720
0
0
0
Q250
Q50
Q500
Q2250
Q4500
Q7500
Q1500
Q2250
Q375
Q875
UNITS
2mA FS range
20mA FS range
FA
15mA FS range
35mA FS range
2mA FS range
20mA FS range
nA/NC
15mA FS range
35mA FS range
I
MAX
/2
14
mA/LSB
Q1.3
Q1.5
Q5
Q50
%FS
GETC
V
OR
All but OP6 sink
OP6 sink
All but OP6 sink
OP6 sink
V
GND
V
SS
+ 1
2
2mA FS range
20mA FS range
10
1
0.2
0.1
0.06
0.04
0.2
15mA FS range
35mA FS range
1.3
0.56
Q15
ppm/NC
V
V
DD
- 1
V
DD
MI
3
MAX5112
9-Channel, 14-Bit, Current DAC
with I
2
C Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= +2.6V to +3.3V, V
SS
= -4.75V to -5.46V, V
DDI
= +1.8V to +5.25V, AGND = DGND, T
A
= -40NC to +105NC, V
OP1–
V
OP5
=
V
OP6
sourcing = V
OP7,
V
OP8,
and V
OP9
= V
DD
- 1V, V
OP6
sinking = V
SS
+ 1V. Typical specifications at V
DD
= 3.0V, V
SS
= -5.2V,
T
A
= +25NC. Specifications apply to all DACs and outputs, unless otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
OP1 and OP2
OP3
OP4
Current-Output Slew Rate
SR
OP5
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
Output Settling Time
t
OS
t
O
Q0.1%
OP1 and OP2
OP3
OP4
Noise at Full Scale (10kHz)
INO
OP5
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
OP1 and OP2
OP3, 20mA
OP4
DAC Glitch Impulse
Major-Carry Transition
OP5
IOGE
OP6 current source
OP6 current sink
OP7
OP8 and
OP9
DAC Output GND Switch
Resistance
DAC Output GND Switch Current
OVERTEMPERATURE DETECTORS
Overtemperature Disable
Threshold
Overtemperature Warning
Threshold
T
OVTD
T
OVTW
+160
+150
NC
NC
R
GSW
I
GSW
At 0.7V
At 0.7V
14
15mA FS range
35mA FS range
15mA FS range
35mA FS range
2mA FS range
20mA FS range
15mA FS range
35mA FS range
2mA FS range
20mA FS range
MIN
TYP
5
1
10
45
90
150
30
45
7.5
17.5
15
1.6
0.4
3.4
16
31
56
11
16
2.8
6.5
60
120
540
1080
1800
360
540
90
210
50
I
mA
pC
nA/√Hz
Fs
mA/Fs
MAX
UNITS
4
Maxim Integrated
MAX5112
9-Channel, 14-Bit, Current DAC
with I
2
C Interface
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= +2.6V to +3.3V, V
SS
= -4.75V to -5.46V, V
DDI
= +1.8V to +5.25V, AGND = DGND, T
A
= -40NC to +105NC, V
OP1–
V
OP5
=
V
OP6
sourcing = V
OP7,
V
OP8,
and V
OP9
= V
DD
- 1V, V
OP6
sinking = V
SS
+ 1V. Typical specifications at V
DD
= 3.0V, V
SS
= -5.2V,
T
A
= +25NC. Specifications apply to all DACs and outputs, unless otherwise noted.) (Note 2)
Arm 助力车厂将新车型上市时间至少提前一年。 Zena CSS 加速了软件和芯片开发进程，助力更快速、高效地交付 AI 功能。 作为预先验证且具备安全能力的计算平台，Zena CSS 能够节省约 20% 的工程资源，大幅降低开发的成本和复杂性。 未来几年，大多数汽车制造商将会基于 Zena CSS 产品系列进行开发 Arm 控股有限公司 近期宣布推出 Arm® Zena 计...[详细]
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
