TA7522S/F
TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic
TA7522S,TA7522F
Dual Voltage Comparator
The TA7522S/TA7522F is an easy-to-use IC incorporating two
voltage comparator circuits.
Since one channel has an inverted-output buffer, a CR
oscillator can be easily built up. In addition, the IC has a wide
operating temperature range that allows it to be used in a wide
variety of applications.
TA7522S
Features
•
•
•
•
•
•
•
•
•
•
•
Two-circuit package
High gain
Single 3 V power supply for operation
Inverted-output also available
0 V input causes action in the IC with a single power supply.
Wide common-mode input range
No latch-up
Operating temperature range:
−40
to 85°C
Open-collector output
SIP-9 pin (TA7522S)
SOP-8 pin (TA7522F)
Weight
SIP9-P-2.54A
: 0.92 g (typ.)
SOP8-P-225-1.27 : 0.08 g (typ.)
TA7522F
1
2005-03-29
TA7522S/F
Block Diagram and Pin Layout
TA7522S
TA7522F
Note 1: The TA7522S and TA7522F are the same chip housed in different packages.
Note 2: Some functional blocks, circuits, or constants are omitted or simplified in the block diagram to clarify the
descriptions of the relevant features.
2
2005-03-29
TA7522S/F
Pin Description
Pin No.
TA7522S
1
2
3
4
5
6
7
8
9
TA7522F
1
2
3
―
4
5
6
7
8
Symbol
INPUT1
－
INPUT1
+
OUT1
OUT1
GND
OUT2
INPUT2
+
INPUT2
－
V
CC
Description
Inverted-input pin
Non-inverted-input pin
Output pin corresponding to INPUT1
Output pin for inversion of OUT1
Grounded
Output pin corresponding to INPUT2
Non-inverted-input pin
Inverted-input pin
Power supply pin
Maximum Ratings
(Ta = 25°C)
Characteristic
Supply voltage
Supply voltage surge
Power dissipation
Differential input voltage
Input voltage
Output current
Operating temperature
Storage temperature
Symbol
V
CC
V
CC SURGE
P
D
DV
IN
V
IN
I
SINK
T
opr
T
stg
Rating
−0.3
to +18
+30 (within 1 second)
500 / 440
±18
−0.3
to +18
30
−40
to +85
−55
to +150
Unit
V
V
mW
V
V
mA
°C
°C
Note 1: The absolute maximum ratings of a semiconductor device are a set of specified parameter values which
must not be exceeded during operation, even for an instant.
If any of these levels is exceeded during operation, the device’s electrical characteristics may be irreparably
altered and the reliability and lifetime of the device can no longer be guaranteed, possibly causing damage
to any other equipment with which it is used. Applications using the device should be designed such that the
maximum ratings will never be exceeded in any operating conditions.
Ensuring that the parameter values remain within these specified ranges during device operation will help to
ensure that the integrity of the device is not compromised.
Note 2: P
D
: TA7522S / TA7522F
3
2005-03-29
TA7522S/F
Electrical Characteristics
(Ta =
–
40 to +85°C)
Characteristic
Voltage gain
Symbol
G
V
V
IO
I
I
I
IO
CMV
IL
CMV
IH
OUT1
OUT2
Test
Circuit
1
Test Condition
V
CC
= 6 V, R
L
= 1 k
Ω
f = 10 Hz, test circuit 1
V
CC
= 6 V, R
L
= 1 k
Ω
CMV
IN
= 3 V,
test circuit 2
V
CC
= 6 V, CMV
IN
= 3 V
test circuit 3
Same as above
V
CC
= 6.5 V, R
L
= 1 k
Ω
V
IO
= 20 mV,
test circuit 4
Same as above
V
CC
= 5.5 V, V
IN
= 0.1 V
I
OL
= 10 mA,
test circuit 5
Min
60
Typ.
(Note)
Max
―
Unit
dB
95
Input offset voltage
2
―
2
10
mV
Input bias current
Input offset current
3
3
―
―
―
5.0
―
−0.2
0.02
−0.5
5.3
0.18
−2
0.3
0
―
0.4
µA
µA
V
V
V
Common-mode input voltage
4
Zero output voltage
V
OL
OUT1
5
V
CC
= 5.5 V, V
IN
= 0.1 V,
I
OL
= 15 mA,
V
OL
(out1)
≧
2 V,
test circuit 5
V
CC
= 6 V, V
OUT
= 30 V
test circuit 6
V
CC
= 6 V, V
OUT
= 0.4 V
test circuit 6
V
CC
= 6.5 V, R
L
=
∞
test circuit 7
―
0.25
0.4
V
OUT1
Output leakage current
I
LEAK
OUT2
OUT1
Current consumption
I
CC
OUT1
6
―
―
10
µA
6
7
―
―
−1.5
3
−10
7
µA
mA
Note:
An ambient temperature of 25°C is assumed for the typical values.
4
2005-03-29
TA7522S/F
Test Circuit
(Below are examples for the TA7522S. Note that, for the TA7522F, pin numbers are different.)
1.
G
V
2.
V
IO
3.
I
I
, I
IO
4.
CMV
IL
, CMV
IH
CMV
IL
: Input voltage relative to pin 5 as it is obtained
when V
IN
is decreased until output V
OUT
becomes ±2 V.
CMV
IH
: Input voltage relative to pin 5 as it is obtained
when V
IN
is increased until output V
OUT
becomes ±2 V.
5.
V
OL
5.1
OUT1, OUT2
5.2
OUT1
5
2005-03-29
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
