TA2170FTG
TOSHIBA Bipolar Linear IC Silicon Monolithic
TA2170FTG
Low Current Consumption Headphone Amplifier (Built-in input selector)
The TA2170FTG is a stereo headphone amplifier built in the
selector switch of 3 inputs.
The mute switch is built in each 3 input, and an output can
choose 1 output or a mixer output.
Features
•
Low current consumption
V
CC
= 3 V, f = 1 kHz, R
L
= 32
Ω,
typ.
•
No signal mode
I
CCQ
= 0.9 mA (1 input mode)
I
CCQ
= 1.0 mA (2 inputs mode)
I
CCQ
= 1.1 mA (3 inputs mode)
•
0.1 mW × 2 ch
I
CC
= 2.2 mA (1 input mode)
I
CC
= 2.3 mA (2 inputs mode)
I
CC
= 2.4 mA (3 inputs mode)
•
0.5 mW × 2 ch
I
CC
= 4.1 mA (1 input mode)
I
CC
= 4.2 mA (2 inputs mode)
I
CC
= 4.3 mA (3 inputs mode)
•
•
•
•
•
•
•
G
V
=
−0.3dB
(1 input mode, typ.)
Built-in signal level adjustment circuit, so that a 1 output or a mixer output doesn’t change a feeling of volume
either.
Built-in power switch
Built-in all mute switch
Built-in mute switch at each buffer amplifier.
Built-in one side mute switch at buffer amplifier 1.
Operating supply voltage range (Ta = 25°C): V
CC1 (opr)
= 1.8 to 4.5 V
V
CC2 (opr)
= 0.9 to 4.5 V
Weight: 0.03 g (typ.)
Marking: 2170
1
2006-04-19
TA2170FTG
Block Diagram
ON
ON
ON
ON
ON
ON
V
CC1
ALL
PW SW
MUTE
18
17
MUTE3
MUTE2
MUTE1A MUTE1
16
15
14
13
PW SW MUTE SW
19
RF IN
12
EQ
A
ALL MUTE
PW A
20
GND
11
OUT
A
10
PW
GND
9
OUT
B
8
EQ
B
7
V
CC2
OUT
A
RL
V
CC1
21
BIAS
V
CC1
22
BIAS
OUT
23
BIAS IN
BUF1A
PW B
OUT
B
RL
MUTE1-A
MUTE1
BUF1B
BUF2A
MUTE2
BUF2B
BUF3A
MUTE3
BUF3B
24
OUT ADJ
1
2
3
4
5
6
V
CC2
IN1
A
IN1
B
IN2
A
IN2
B
IN3
A
IN3
B
IN1
IN2
IN3
2
2006-04-19
TA2170FTG
Pin Descriptions
Pin Voltage: Typical Pin voltage for test circuit when no input signal is applied, V
CC1
=
V
CC2
=
3 V, Ta
=
25°C
Pin No. and Name
1
2
3
4
5
6
7
IN1
A
Inputs to buffer amplifier 1
IN1
B
IN2
A
Inputs to buffer amplifier 2
IN2
B
IN3
A
Inputs to buffer amplifier 3
IN3
B
V
CC2
V
CC
for power drive stage
7
9
OUT
B
Outputs from power amplifier
11
OUT
A
10
10
PW GND
GND for power drive stage
0
11
OUT
1.15
V
CC2
3
1
10 kΩ
10 kΩ
1.15
1.15
Function
Internal Circuit
Pin
Voltage
(V)
BIAS
OUT
1.15
8
EQ
B
11
Low-pass Compensation pins
1.15
12
EQ
A
5 kΩ
15 kΩ
43 kΩ
12
BIAS OUT
3
2006-04-19
TA2170FTG
Pin No. and Name
Function
Mute switch of buffer amplifier 1
Mute ON : L level
Mute OFF: H level
Refer to application note 4.
Mute switch of buffer amplifier 1A
Mute ON : L level
Mute OFF: H level
this switch is used when it turn on
A channel mutes of a buffer
amplifier 1.
Refer to application note 4.
Mute switch of buffer amplifier 2
Mute ON : L level
Mute OFF: H level
Refer to application note 4.
Mute switch of buffer amplifier 3
Mute ON : L level
Mute OFF: H level
Refer to application note 4.
Internal Circuit
Pin
Voltage
(V)
⎯
13
MUTE1
14
MUTE1A
⎯
10 kΩ
13
15
MUTE2
⎯
16
MUTE3
⎯
17
ALL MUTE
All mute switch
Mute ON : L level
Mute OFF: H level
Refer to application note 4.
V
CC
10 kΩ 20 kΩ
17
⎯
V
CC1
100 kΩ
18
PW SW
10 kΩ
Power switch
IC ON : H level
IC OFF: L level
Refer to application note 4.
18
3
19
RF IN
Ripple filter input
V
CC2
39 kΩ
2.7
21
V
CC1
V
CC
for everything other than
power drive stage
Bias circuit output
3
47 kΩ 15 kΩ
22
BIAS OUT
19
1.15
23
BIAS IN
Bias circuit input
24
DC output voltage adjustment
Either connect this pin or leave it
open depending on the level of
V
CC2
.
If the power supply of a 1.5 V
system is applied to V
CC2
,
connect this pin to BIAS IN
(pin14)
If the power supply of a 3 V
system is applied to V
CC2
, leave
this pin open.
⎯
21
V
CC1
1.15
23
62 kΩ
22
1.85
24
OUT ADJ
20
GND
⎯
0
4
2006-04-19
TA2170FTG
Application Notes
1. Mute switch and voltage gain
This IC is designed so that a volume feeling may not change with a single output and many outputs.
When the input signal to buffer amplifier is same and a linear domain, the relation between mute switches
and voltage gain are as follows.
Test condition: V
CC
=
3 V, f
=
1 kHz, V
in
= −20dBV,
theoretical value
(1)
1 input mode
MUTE SW
MUTE1
MUTE1A
MUTE2
MUTE3
Attenuation to an input signal (dB)
BUF1
BUF2
BUF3
Ach
Bch
Ach
Bch
Ach
Bch
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Total gain
(dB)
Ach
Bch
Input signal is applied to BUF 1.
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
ON
ON
ON
ON
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
ON
OFF
OFF
ON
ON
OFF
OFF
0
−6
−6
−9.5
⎯
⎯
⎯
⎯
0
−6
−6
−9.5
0
−6
−6
−9.5
0
−6
−6
−9.5
⎯
⎯
⎯
⎯
0
−6
−6
−9.5
0
−6
−6
−9.5
Input signal is applied to BUF 2
ON
ON
OFF
OFF
OFF
OFF
ON/OFF
ON/OFF
OFF
ON
OFF
ON
OFF
OFF
OFF
OFF
OFF
OFF
ON
OFF
ON
ON
OFF
OFF
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
0
−6
−6
0
−9.5
−6
0
−6
−6
−6
−9.5
−9.5
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
0
−6
−6
0
−9.5
−6
0
−6
−6
−6
−9.5
−9.5
Input signal is applied to BUF 3.
ON
ON
OFF
OFF
OFF
OFF
ON/OFF
ON/OFF
OFF
ON
OFF
ON
ON
OFF
ON
ON
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
0
−6
−6
0
−9.5
−6
0
−6
−6
−6
−9.5
−9.5
0
−6
−6
0
−9.5
−6
0
−6
−6
−6
−9.5
−9.5
5
2006-04-19
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
