电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74ACT374PCX

产品描述Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDIP20, 0.300 INCH, LEAD FREE, PLASTIC, MS-001AD, DIP-20
产品类别逻辑   
文件大小106KB,共10页
制造商Fairchild
官网地址http://www.fairchildsemi.com/
下载文档 详细参数 全文预览

74ACT374PCX概述

Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDIP20, 0.300 INCH, LEAD FREE, PLASTIC, MS-001AD, DIP-20

74ACT374PCX规格参数

参数名称属性值
厂商名称Fairchild
零件包装代码DIP
包装说明0.300 INCH, LEAD FREE, PLASTIC, MS-001AD, DIP-20
针数20
Reach Compliance Codeunknown
Is SamacsysN
系列ACT
JESD-30 代码R-PDIP-T20
长度25.905 mm
逻辑集成电路类型BUS DRIVER
位数8
功能数量1
端口数量2
端子数量20
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码DIP
封装形状RECTANGULAR
封装形式IN-LINE
传播延迟(tpd)11.5 ns
认证状态Not Qualified
座面最大高度5.33 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级INDUSTRIAL
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
74AC374 • 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs
November 1988
Revised November 1999
74AC374 • 74ACT374
Octal D-Type Flip-Flop with 3-STATE Outputs
General Description
The AC/ACT374 is a high-speed, low-power octal D-type
flip-flop featuring separate D-type inputs for each flip-flop
and 3-STATE outputs for bus-oriented applications. A buff-
ered Clock (CP) and Output Enable (OE) are common to
all flip-flops.
Features
s
I
CC
and I
OZ
reduced by 50%
s
Buffered positive edge-triggered clock
s
3-STATE outputs for bus-oriented applications
s
Outputs source/sink 24 mA
s
See 273 for reset version
s
See 377 for clock enable version
s
See 373 for transparent latch version
s
See 574 for broadside pinout version
s
See 564 for broadside pinout version with inverted
outputs
s
ACT374 has TTL-compatible inputs
Ordering Code:
Order Number
74AC374SC
74AC374SJ
74AC374MTC
74AC374PC
74ACT374SC
74ACT374SJ
74ACT374MSA
74ACT374MTC
74ACT374PC
Package Number
M20B
M20D
MTC20
N20A
M20B
M20D
MSA20
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
D
0
–D
7
CP
OE
O
0
–O
7
Data Inputs
Clock Pulse Input
3-STATE Output Enable Input
3-STATE Outputs
Description
FACT is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation
DS009959
www.fairchildsemi.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2743  1485  745  447  2861  32  5  10  42  47 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved