D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
74F620 • 74F623 Inverting Octal Bus Transceiver with 3-STATE Outputs
April 1988
Revised August 1999
74F620 • 74F623
Inverting Octal Bus Transceiver with 3-STATE Outputs
General Description
These devices are octal bus transceivers designed for
asynchronous two-way data flow between the A and B bus-
ses. Both busses are capable of sinking 64 mA and have 3-
STATE outputs. Dual enable pins (GAB, GBA) allow data
transmission from the A bus to the B bus or from the B bus
to the A bus. The 74F620 is an inverting option of the
74F623.
Features
s
Designed for asynchronous two-way data flow between
busses
s
Outputs sink 64 mA
s
Dual enable inputs control direction of data flow
s
Guaranteed 4000V minimum ESD protection
s
74F620 is an inverting option of the 74F623
Ordering Code:
Order Number
74F620PC
74F623SC
74F623PC
Package Number
N20A
M20B
N20A
Package Description
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
FAST® is a registered trademark of Fairchild Semiconductor Corporation
© 1999 Fairchild Semiconductor Corporation
DS009577
www.fairchildsemi.com
74F620 • 74F623
Unit Loading/Fan Out
Pin Names
GBA, GAB
A
0
–A
7
B
0
–B
7
Description
Enable Inputs
A Inputs or
3-STATE Outputs
B Inputs or
3-STATE Outputs
U.L.
HIGH/LOW
1.0/1.0
3.5/1.083
150/40
3.5/1.083
150/40
Input I
IH
/I
IL
Output I
OH
/I
OL
20
µA/−0.6
mA
70
µA/−0.4
mA
−3
mA/64 mA
70
µA/−0.4
mA
−3
mA/64 mA
Functional Description
The enable inputs GAB and GBA control whether data is
transmitted from the A bus to the B bus or from the B bus to
the A bus. If both GBA and GAB are disabled (GBA HIGH
and GAB LOW), the outputs are in the high impedance
state and data is stored at the A and B busses. When GBA
is active LOW, B data is sent to the A bus. When GAB is
active HIGH, data from the A bus is sent to the B bus. If
both enable inputs are active (GBA LOW and GAB HIGH)
B data is sent to the A bus while A data is sent to the B bus.
Function Table
Enable Inputs
GBA
L
H
H
L
GAB
L
H
L
H
74F620
B Data to A Bus
A Data to B Bus
Z
B Data to A Bus,
A Data to B Bus
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
Z
=
High Impedance
Operation
74F623
B Data to A Bus
A Data to B Bus
Z
B Data to A Bus,
A Data to B Bus
Logic Diagrams
74F620
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
74F623
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74F620 • 74F623
Absolute Maximum Ratings
(Note 1)
Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
V
CC
Pin Potential to Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with V
CC
=
0V)
Standard Output
3-STATE Output
Current Applied to Output
in LOW State (Max)
ESD Last Passing Voltage (Min)
twice the rated I
OL
(mA)
4000V
−0.5V
to V
CC
−0.5V
to
+5.5V
−65°C
to
+150°C
−55°C
to
+125°C
−55°C
to
+150°C
−0.5V
to
+7.0V
−0.5V
to
+7.0V
−30
mA to
+5.0
mA
Recommended Operating
Conditions
Free Air Ambient Temperature
Supply Voltage
0°C to
+70°C
+4.5V
to
+5.5V
Note 1:
Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 2:
Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
BVIT
I
CEX
V
ID
I
OD
I
IL
I
IH
+
I
OZH
I
IL
+
I
OZL
I
OS
I
ZZ
I
CCH
I
CCL
I
CCZ
I
CCH
I
CCL
I
CCZ
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH
Voltage
Output LOW
Voltage
Input HIGH
Current
Input HIGH Current
Breakdown Test
Input HIGH Current
Breakdown (I/O)
Output HIGH
Leakage Current
Input Leakage
Test
Output Leakage
Circuit Current
Input LOW Current
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Bus Drainage Test
Power Supply Current (74F620)
Power Supply Current (74F620)
Power Supply Current (74F620)
Power Supply Current (74F623)
Power Supply Current (74F623)
Power Supply Current (74F623)
−100
4.75
3.75
−0.6
70
−650
−225
500
82
82
95
65
82
85
10% V
CC
10% V
CC
2.0
0.55
5.0
7.0
0.5
50
Min
2.0
0.8
−1.2
Typ
Max
Units
V
V
V
V
V
µA
µA
mA
µA
V
µA
mA
µA
µA
mA
µA
mA
mA
mA
mA
mA
mA
Min
Min
Min
Max
Max
Max
Max
0.0
0.0
Max
Max
Max
Max
0.0V
Max
Max
Max
Max
Max
Max
V
CC
Conditions
Recognized as a HIGH Signal
Recognized as a LOW Signal
I
IN
= −18
mA (Non I/O Pins)
I
OH
= −15
mA (A
n
, B
n
)
I
OL
=
64 mA (A
n
, B
n
)
V
IN
=
2.7V
V
IN
=
7.0V (GBA, GAB)
V
IN
=
5.5V (A
n
, B
n
)
V
OUT
=
V
CC
I
ID
=
1.9
µA
All Other Pins Grounded
V
IOD
=
150 mV
All Other Pins Grounded
V
IN
=
0.5V (Non I/O Pins)
V
OUT
=
2.7V (A
n
, B
n
)
V
OUT
=
0.5V (A
n
, B
n
)
V
OUT
=
0V
V
OUT
=
5.25V
V
O
=
HIGH, V
IN
=
0.2V
V
O
=
LOW
V
O
=
HIGH Z
V
O
=
HIGH
V
O
=
LOW, V
IN
=
0.2V
V
O
=
HIGH Z
3
www.fairchildsemi.com
74F620 • 74F623
AC Electrical Characteristics
T
A
= +25°C
Symbol
Parameter
Min
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation Delay
A Input to B Output (74F620)
Propagation Delay
B Input to A Output (74F620)
Propagation Delay
A Input to B Output (74F623)
Propagation Delay
B Input to A Output (74F623)
Enable Time
GBA Input to A Output
Disable Time
GBA Input to A Output
Enable Time
GAB Input to B Output (74F620)
Disable Time
GAB Input to B Output (74F620)
Enable Time
GAB Input to B Output (74F623)
Disable Time
GAB Input to B Output (74F623)
2.5
2.0
2.5
2.0
1.5
2.0
1.5
2.0
2.0
2.5
1.5
1.0
2.0
3.0
2.5
2.0
2.0
2.5
2.0
2.0
V
CC
= +5.0V
C
L
=
50 pF
Typ
Max
7.5
7.0
7.5
7.0
6.5
7.0
6.5
7.0
7.0
8.0
6.5
5.5
7.5
8.0
8.0
7.5
7.5
8.0
8.0
8.0
T
A
=
0°C to
+70°C
V
CC
= +5.0V
C
L
=
50 pF
Min
2.0
2.0
2.0
2.0
1.5
2.0
1.5
2.0
2.0
2.0
1.5
1.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
Max
8.0
7.0
8.0
7.0
7.5
7.5
7.5
7.5
8.0
8.5
7.5
5.5
8.5
8.5
9.0
8.0
8.5
8.5
9.0
8.0
ns
ns
ns
ns
ns
ns
ns
Units
www.fairchildsemi.com
4
综合技术交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
