74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs
April 2007
74ACT534
Octal D-Type Flip-Flop with 3-STATE Outputs
Features
■
I
CC
and I
OZ
reduced by 50%
■
Edge-triggered D-type inputs
■
Buffered positive edge-triggered clock
■
3-STATE outputs for bus-oriented applications
■
Outputs source/sink 24mA
■
ACT534 has TTL-compatible inputs
■
Inverted output version of ACT374
tm
General Description
The ACT534 is a high-speed, low-power octal D-type
flip-flop featuring separate D-type inputs for each flip-flop
and 3-STATE outputs for bus-oriented applications. A
buffered Clock (CP) and Output Enable (OE) are com-
mon to all flip-flops. The ACT534 is the same as the
ACT374 except that the outputs are inverted.
Ordering Information
Order
Number
74ACT534SC
74ACT534SJ
Package
Number
M20B
M20D
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Connection Diagram
Logic Symbols
IEEE/IEC
Pin Descriptions
Pin Names
D
0
–D
7
CP
OE
O
0
–O
7
Data Inputs
Clock Pulse Input
3-STATE Output Enable Input
Complementary 3-STATE Outputs
Description
FACT™ is a trademark of Fairchild Semiconductor Corporation.
©1988 Fairchild Semiconductor Corporation
74ACT534 Rev. 1.4
www.fairchildsemi.com
74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs
Functional Description
The ACT534 consists of eight edge-triggered flip-flops
with individual D-type inputs and 3-STATE complemen-
tary outputs. The buffered clock and buffered Output
Enable are common to all flip-flops. The eight flip-flops
will store the state of their individual D inputs that meet
the setup and hold times requirements on the LOW-to-
HIGH Clock (CP) transition. With the Output Enable
(OE) LOW, the contents of the eight flip-flops are avail-
able at the outputs. When the OE is HIGH, the outputs
go to the high impedance state. Operation of the OE
input does not affect the state of the flip-flops.
Function Table
Inputs
CP
OE
L
L
L
X
L
H
Output
D
H
L
X
X
O
L
H
O
0
Z
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
=
LOW-to-HIGH Clock Transition
Z
=
High Impedance
O
0
=
Value stored from previous clock cycle
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to
estimate propagation delays.
Figure 1.
©1988 Fairchild Semiconductor Corporation
74ACT534 Rev. 1.4
www.fairchildsemi.com
2
74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
V
CC
I
IK
Supply Voltage
DC Input Diode Current
V
I
=
–0.5V
V
I
=
V
CC
+ 0.5V
V
I
I
OK
DC Input Voltage
DC Output Diode Current
V
O
=
–0.5V
V
O
=
V
CC
+ 0.5V
V
O
I
O
DC Output Voltage
Parameter
Rating
–0.5V to +7.0V
–20mA
+20mA
–0.5V to V
CC
+ 0.5V
–20mA
+20mA
–0.5V to V
CC
+ 0.5V
±50mA
±50mA
–65°C to +150°C
140°C
DC Output Source or Sink Current
I
CC
or I
GND
DC V
CC
or Ground Current per Output Pin
T
STG
Storage Temperature
T
J
Junction Temperature
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
V
CC
V
I
V
O
T
A
∆
V /
∆
t
Supply Voltage
Input Voltage
Output Voltage
Operating Temperature
Minimum Input Edge Rate:
Parameter
Rating
4.5V to 5.5V
0V to V
CC
0V to V
CC
–40°C to +85°C
125mV/ns
V
IN
from 0.8V to 2.0V, V
CC
@ 4.5V, 5.5V
©1988 Fairchild Semiconductor Corporation
74ACT534 Rev. 1.4
www.fairchildsemi.com
3
74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum HIGH Level
Input Voltage
Maximum LOW Level
Input Voltage
Minimum HIGH Level
Output Voltage
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
5.5
T
A
=
+25°C
Conditions
V
OUT
=
0.1V or
V
CC
– 0.1V
V
OUT
=
0.1V or
V
CC
– 0.1V
I
OUT
=
–50µA
V
IN
=
V
IL
or V
IH
:
T
A
=
–40°C to +85°C
Guaranteed Limits
Units
V
V
V
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
±1.0
±2.5
1.5
75
–75
µA
µA
mA
mA
mA
µA
V
Typ.
1.5
1.5
1.5
1.5
4.49
5.49
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
0.001
0.001
0.1
0.1
0.36
0.36
±0.1
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
4.5
5.5
I
OH
=
–24mA
I
OH
=
–24mA
(1)
I
OUT
=
50µA
V
IN
=
V
IL
or V
IH
:
4.5
5.5
I
IN
I
OZ
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input
Leakage Current
Maximum 3-STATE
Current
Maximum I
CC
/Input
Minimum Dynamic
Output Current
(2)
Maximum Quiescent
Supply Current
5.5
5.5
5.5
5.5
5.5
5.5
I
OL
=
24mA
I
OL
=
24mA
(1)
V
I
=
V
CC
, GND
V
I
= V
IL
, V
IH
;
V
O
= V
CC
, GND
V
I
=
V
CC
– 2.1V
V
OLD
=
1.65V Max.
V
OHD
=
3.85V Min.
V
IN
=
V
CC
or GND
0.6
±0.25
4.0
40.0
Notes:
1. All outputs loaded; thresholds on input associated with output under test.
2. Maximum test duration 2.0ms, one output loaded at a time.
©1988 Fairchild Semiconductor Corporation
74ACT534 Rev. 1.4
www.fairchildsemi.com
4
74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs
AC Electrical Characteristics
T
A
=
+25°C,
C
L
=
50pF
Symbol
f
MAX
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
T
A
=
–40°C to +85°C,
C
L
=
50pF
Min.
120
2.0
2.0
2.0
2.0
1.0
1.0
Parameter
Maximum Clock Frequency
Propagation Delay, CP to Q
n
Propagation Delay, CP to Q
n
Output Enable Time
Output Enable Time
Output Disable Time
Output Disable Time
V
CC
(V)
(3)
5.0
5.0
5.0
5.0
5.0
5.0
5.0
Min.
2.5
2.0
2.5
2.0
1.5
1.5
Typ.
100
6.5
6.0
6.5
6.0
7.0
5.5
Max.
11.5
10.5
12.0
11.0
12.5
10.5
Max.
12.5
12.0
12.5
11.5
13.5
10.5
Units
MHz
ns
ns
ns
ns
ns
ns
Note:
3. Voltage range 5.0 is 5.0V ± 0.5V.
AC Operating Requirements
T
A
=
+25°C,
C
L
=
50pF
Symbol
t
S
t
H
t
W
T
A
=
–40°C to +85°C,
C
L
=
50pF
Units
ns
ns
ns
4.0
1.5
3.5
Parameter
Setup Time, HIGH or LOW, D
n
to CP
Hold Time, HIGH or LOW, D
n
to CP
CP Pulse Width, HIGH or LOW
V
CC
(V)
(4)
5.0
5.0
5.0
Typ.
1.0
–1.0
2.0
Guaranteed Minimum
3.5
1.0
3.5
Note:
4. Voltage range 5.0 is 5.0V ± 0.5V.
Capacitance
Symbol
C
IN
C
PD
Parameter
Input Capacitance
Power Dissipation Capacitance
Conditions
V
CC
=
OPEN
V
CC
=
5.0V
Typ.
4.5
40.0
Units
pF
pF
©1988 Fairchild Semiconductor Corporation
74ACT534 Rev. 1.4
www.fairchildsemi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
