BF909; BF909R
N-channel dual gate MOS-FETs
Rev. 02 — 19 November 2007
Product data sheet
IMPORTANT NOTICE
Dear customer,
As from October 1st, 2006 Philips Semiconductors has a new trade name
- NXP Semiconductors, which will be used in future data sheets together with new contact
details.
In data sheets where the previous Philips references remain, please use the new links as
shown below.
http://www.philips.semiconductors.com use http://www.nxp.com
http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com
(email)
The copyright notice at the bottom of each page (or elsewhere in the document,
depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved. -
If you have any questions related to the data sheet, please contact our nearest sales
office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your
cooperation and understanding,
NXP Semiconductors
NXP
Semiconductors
Product specification
N-channel dual gate MOS-FETs
FEATURES
•
Specially designed for use at 5 V supply voltage
•
High forward transfer admittance
•
Short channel transistor with high forward transfer
admittance to input capacitance ratio
•
Low noise gain controlled amplifier up to 1 GHz
•
Superior cross-modulation performance during AGC.
APPLICATIONS
•
VHF and UHF applications with 3 to 7 V supply voltage
such as television tuners and professional
communications equipment.
DESCRIPTION
Enhancement type field-effect transistor in a plastic
microminiature SOT143 or SOT143R package. The
BF909; BF909R
transistor consists of an amplifier MOS-FET with source
and substrate interconnected and an internal bias circuit to
ensure good cross-modulation performance during AGC.
CAUTION
The device is supplied in an antistatic package. The
gate-source input must be protected against static
discharge during transport or handling.
PINNING
PIN
1
2
3
4
SYMBOL
s, b
d
g
2
g
1
source
drain
gate 2
gate 1
DESCRIPTION
handbook, halfpage
d
3
d
handbook, halfpage
4
3
4
g2
g1
1
Top view
g2
g1
2
s,b
Top view
2
MAM124
1
MAM125 - 1
s,b
BF909 marking code:
%M3.
BF909R marking code:
%M4.
Fig.1 Simplified outline (SOT143) and symbol.
Fig.2 Simplified outline (SOT143R) and symbol.
QUICK REFERENCE DATA
SYMBOL
V
DS
I
D
P
tot
T
j
y
fs
C
ig1-s
C
rs
F
drain current
total power dissipation
operating junction temperature
forward transfer admittance
input capacitance at gate 1
reverse transfer capacitance
noise figure
f = 1 MHz
f = 800 MHz
PARAMETER
drain-source voltage
CONDITIONS
−
−
−
−
36
−
−
−
MIN.
−
−
−
−
43
3.6
35
2
TYP.
MAX.
7
40
200
150
50
4.3
50
2.8
UNIT
V
mA
mW
°C
mS
pF
fF
dB
Rev. 02 - 19 November 2007
2 of 12
NXP
Semiconductors
Product specification
N-channel dual gate MOS-FETs
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
V
DS
I
D
I
G1
I
G2
P
tot
PARAMETER
drain-source voltage
drain current
gate 1 current
gate 2 current
total power dissipation
BF909
BF909R
T
stg
T
j
Note
1. Device mounted on a printed-circuit board.
storage temperature
operating junction temperature
see Fig.3
up to T
amb
= 50
°C;
note 1
up to T
amb
= 40
°C;
note 1
−
−
−65
−
CONDITIONS
−
−
−
−
MIN.
BF909; BF909R
MAX.
7
40
±10
±10
200
200
+150
150
V
UNIT
mA
mA
mA
mW
mW
°C
°C
MLB935
handbook, halfpage
250
Ptot
(mW)
200
150
BF909R
100
BF909
50
0
0
50
100
150
200
o
Tamb ( C)
Fig.3 Power derating curves.
Rev. 02 - 19 November 2007
3 of 12
NXP
Semiconductors
Product specification
N-channel dual gate MOS-FETs
THERMAL CHARACTERISTICS
SYMBOL
R
th j-a
BF909
BF909R
R
th j-s
thermal resistance from junction to soldering point
BF909
BF909R
Notes
1. Device mounted on a printed-circuit board.
2. T
s
is the temperature at the soldering point of the source lead.
STATIC CHARACTERISTICS
T
j
= 25
°C;
unless otherwise specified.
SYMBOL
V
(BR)G1-SS
V
(BR)G2-SS
V
(F)S-G1
V
(F)S-G2
V
G1-S(th)
V
G2-S(th)
I
DSX
I
G1-SS
I
G2-SS
Note
1. R
G1
connects gate 1 to V
GG
= 5 V; see Fig.18.
PARAMETER
gate 1-source breakdown voltage
gate 2-source breakdown voltage
forward source-gate 1 voltage
forward source-gate 2 voltage
gate 1-source threshold voltage
gate 2-source threshold voltage
drain-source current
gate 1 cut-off current
gate 2 cut-off current
CONDITIONS
V
G2-S
= V
DS
= 0; I
G1-S
= 10 mA
V
G1-S
= V
DS
= 0; I
G2-S
= 10 mA
V
G2-S
= V
DS
= 0; I
S-G1
= 10 mA
V
G1-S
= V
DS
= 0; I
S-G2
= 10 mA
V
G2-S
= 4 V; V
DS
= 5 V;
I
D
= 20
µA
V
G1-S
= V
DS
= 5 V; I
D
= 20
µA
V
G2-S
= 4 V; V
DS
= 5 V;
R
G1
= 120 kΩ; note 1
V
G1-S
= 5 V; V
G2-S
= V
DS
= 0
V
G2-S
= 5 V; V
G1-S
= V
DS
= 0
6
6
0.5
0.5
0.3
0.3
12
−
−
note 2
T
s
= 92
°C
T
s
= 78
°C
PARAMETER
thermal resistance from junction to ambient
CONDITIONS
note 1
BF909; BF909R
VALUE
500
550
290
360
UNIT
K/W
K/W
K/W
K/W
MIN.
MAX.
15
15
1.5
1.5
1
1.2
20
50
50
V
V
V
V
V
V
UNIT
mA
nA
nA
DYNAMIC CHARACTERISTICS
Common source; T
amb
= 25
°C;
V
DS
= 5 V; V
G2-S
= 4 V; I
D
= 15 mA; unless otherwise specified.
SYMBOL
y
fs
C
ig1-s
C
ig2-s
C
os
C
rs
F
PARAMETER
forward transfer admittance
input capacitance at gate 1
input capacitance at gate 2
drain-source capacitance
noise figure
f = 1 MHz
f = 1 MHz
f = 1 MHz
f = 800 MHz; G
S
= G
Sopt
; B
S
= B
Sopt
CONDITIONS
pulsed; T
j
= 25
°C
MIN.
36
−
−
−
−
−
TYP.
43
3.6
2.3
2.3
35
2
MAX.
50
4.3
3
3
50
2.8
UNIT
mS
pF
pF
pF
fF
dB
reverse transfer capacitance f = 1 MHz
Rev. 02 - 19 November 2007
4 of 12
NXP
Semiconductors
Product specification
N-channel dual gate MOS-FETs
BF909; BF909R
MLB936
MLB937
handbook, halfpage
110
30
handbook, halfpage
ID
(mA)
2V
20
V G2 S = 4 V 3 V
2.5 V
Vunw
(dBµV)
100
1.5 V
90
10
1V
80
0
10
20
30
40
50
gain reduction (dB)
0
0
0.4
0.8
1.2
1.6
2.0
V G1 S (V)
V
DS
= 5 V; V
GG
= 5 V; f
w
= 50 MHz.
f
unw
= 60 MHz; T
amb
= 25
°C;
R
G1
= 120 kΩ.
Fig.4
Unwanted voltage for 1% cross-modulation
as a function of gain reduction; typical
values; see Fig.18.
V
DS
= 5 V.
T
j
= 25
°C.
Fig.5 Transfer characteristics; typical values.
MLB938
30
handbook, halfpage
ID
(mA)
20
V G1 S = 1.4 V
handbook, halfpage
200
MLB939
I G1
(µA)
150
V G2 S = 4 V
1.3 V
1.2 V
3.5 V
3V
1.1 V
1.0 V
0.9 V
50
2V
100
2.5 V
10
0
0
2
4
6
8
10
V DS (V)
0
0
1
2
V G1 S (V)
3
V
DS
= 5 V.
V
G2-S
= 4 V.
T
j
= 25
°C.
V
DS
= 5 V.
T
j
= 25
°C.
Fig.7
Fig.6 Output characteristics; typical values.
Gate 1 current as a function of gate 1
voltage; typical values.
Rev. 02 - 19 November 2007
5 of 12
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
