Datasheet> 器件分类 > 存储> IDT72P51559L5BBG

文档预览

IDT72P51559L5BBG: 产品描述FIFO, 64KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256; 产品类别存储; 文件大小830KB，共87页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数全文预览

IDT72P51559L5BBG概述

FIFO, 64KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256

IDT72P51559L5BBG规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	BGA
包装说明	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256
针数	256
Reach Compliance Code	unknown
ECCN代码	EAR99
最长访问时间	3.6 ns
最大时钟频率 (fCLK)	200 MHz
周期时间	5 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e1
长度	17 mm
内存密度	2359296 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	65536 words
字数代码	64000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	64KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	260
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	30
宽度	17 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51539

IDT72P51549

IDT72P51559

IDT72P51569

FEATURES

•

Choose from among the following memory density options:

IDT72P51539



Total Available Memory = 589,824 bits

IDT72P51549



Total Available Memory = 1,179,648 bits

IDT72P51559



Total Available Memory = 2,359,296 bits

IDT72P51569



Total Available Memory = 4,718,592 bits

Configurable from 1 to 32 Queues

Default configuration of 32 or 16 symmetrical queues

Default multi-queue device configurations

– IDT72P51539: 512 x 36 x 32Q

– IDT72P51549: 1,024 x 36 x 32Q

– IDT72P51559: 2,048 x 36 x 32Q

– IDT72P51569: 4,096 x 36 x 32Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q31

RADEN

ESTR

RDADD

WRITE CONTROL

Q30

REN

RCLK

RCS

Q29

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6715 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6715/3

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

用flash rom的mcu，开始无功能，重新烧录后OK: 本信息来自合作QQ群：电子工程师技术交流(12425841) 群主在坛子ID：Kata 我有台客户退机，用的是flash rom的mcu（microchip的芯片），开始无功能，重新烧录后OK了。请问会有些什么原因造 ......; 深圳-袁大头单片机

ADC12模块的心得——msp430f5529: AD部分主要配置ADC12模块的时钟、参考源、采样通道、采样模式、存储和采样保持。我就一个部分一个部分来第一个是ADC12模块的时钟，这个是模块运行时的时钟，跟采样定时器是两个概念 ......; fish001 微控制器 MCU

初学单片机的实验: 初学单片机的实验创易电子整理出品，创易更懂电子， http://52edk.taobao.com/ 全系列阻容感一本全掌控。八路发光二极管轮流点亮的实验，也就是通常所说的跑马灯实验，首先完成必须的硬件部 ......; liuyanliuyan 单片机

嵌入式C 开发问题: void (* xdata pSSF33Init)(CHARPOINTER *pucKey); void (* xdata pSCB2Init)(CHARPOINTER * pucData); void (* xdata pGoToBoot)(void); void BootApiInit(void) { pSSF33Init = ......; niyuping2007 嵌入式系统

看看大家都是从什么阶段开始学习FPGA的: 因为就目前形势来看，玩FPGA不是太多么，我想可能很多人是因为怕征服不了，当然，这其中也包括我，所以大家积极配合下，特别是业内从业人士，最好能说说自己学FPGA时候的感受，看看到底是个什么 ......; syaoraner FPGA/CPLD

光伏電池效率翻倍，從這裡開始: 光伏电池现埸验证文字说明时间；2010-7-11 上午晴地点；深圳福田某大厦顶楼见证人员；台湾客人操作者；陈生（设计人）视频文字说明； 1，首先由操作人员对光伏电池板进行展 ......; sanming 能源基础设施

单片机stm32串口分析

　　stm32作为现在嵌入式物联网单片机行业中经常要用多的技术，相信大家都有所接触，今天这篇就给大家详细的分析下有关于stm32的出口，还不是很清楚的朋友要注意看看了哦，在最后还会为大家分享有些关于stm32的视频资料便于学习参考。　　什么是串口　　UART : Universal Asynchronous Receiver/Transmitter 通用异步收发器　　USART : Uni...[详细]
人机交互的方式有哪些？

人机交互的方式有多种多样，以下列举出比较常见的方式：鼠标交互：通过鼠标来操作电脑和进行交互，这是早期最为普遍的一种人机交互方式。触摸式交互：随着智能设备的发展，通过手指在触摸屏上进行操作，也成为了一种非常便捷的人机交互方式。语音识别交互：通过语音识别技术来进行人机交互，用户可以通过语音输入指令来实现一些操作，如搜索、查询、控制等。动作识别交互：利用摄像头、传感器等设备捕捉用户的动作和手势...[详细]
基于NiosⅡ+SOPC的LCD显示系统设计

Nios Ⅱ是一种可配置的16/32位RISC处理器，它结合丰富的外设专用指令和硬件加速单元可以低成本地提供极度灵活和功能强大的 SOPC 系统，开发者根据实际需要自行整合。ALTEra 公司所有主流FPGA 器件都支持Nios Ⅱ。将LCD驱动与Nios Ⅱ相结合可以得到一个扩展性强、通用的IP核，从而解决不同型号液晶屏之间的驱动差异问题。 1 NiosⅡ 软核处理器和 SOPC 设...[详细]
目前电动汽车还存在哪些方面的安全隐患

随着购买新能源车型的消费者越来越多，电动车的安全性也成为了大家的焦点。尤其是在一系列电动车自燃事件之后，安全性这个话题也被推到了风口浪尖。那么电动车在电池方面存在着哪些隐患呢？一、冷却系统，新能源车型尤其是纯电动车型，是依靠电能作为补给。但电能并没有流入的冷却系统，所以在高温的条件下，电动车极容易发生自燃的事故。即便是现在很多新能源车型采用了水冷，但安全隐患依然存在。二、挤压碰撞，电...[详细]
新能源汽车是选择混动好还是纯电动好

我们在城市出行的时候，都会觉得电动汽车好处还是很多的，作为代步工具的它，也能够很好的完成自己的使命。现在大城市越来越多的小区有电动汽车专用车位，可以随时充电。当然这只是一种配套服务，真要使用起来可能一个星期才用充一次电，这也跟现在电动汽车的续航里程有直接的关系。很多人也禁不住为新能源汽车叫好，觉得很快就可以取代燃油汽车。不过我们却发现似乎还是我们国内非常热闹，在欧洲那些老牌汽车企业，在电动...[详细]
苹果首款折叠 iPhone 曝料：配自研 C2 基带芯片

8 月 25 日消息，彭博社的马克・古尔曼昨日（8 月 24 日）发布博文，曝料称苹果将于 2026 年推出其首款折叠手机（下文简称 iPhone Fold），一方面会明显减少屏幕折痕，另一方面将搭载其自研的 C2 基带芯片，并采用无 SIM 卡设计、Touch ID 解锁，测试机有黑、白两色。苹果为尽量减少折痕的视觉影响，决定将屏幕触控感应层由 on-cell 技术改为 in-cell 技术...[详细]
SK 海力士开始量产 321 层 QLC NAND 闪存

8 月 25 日消息，SK 海力士公司宣布其 321 层 2Tb QLC NAND 闪存产品已完成开发并正式投入量产。这一成果标志着全球首次实现超过 300 层的 QLC 技术应用，为 NAND 存储密度树立了新的标杆。该公司计划在完成全球客户验证后，于明年上半年正式推出该产品。为提升新产品的成本竞争力，SK 海力士开发了一种容量为 2Tb 的设备，其容量是现有解决方案的两倍。为应对大容量 N...[详细]
HY16F188高精度触控厨房秤应用

1. Introduction Electronic scales are gradually replacing traditional measuring tools like springs and balances in everyday life, such as electronic price computing scales and electronic weigh...[详细]
STM32必学的时钟系统

相较于51单片机，stm32的时钟系统可以说是非常复杂了，我们现在看下面的一张图：上图说明了时钟的走向，是从左至右的从时钟源一步步的分配给外设时钟。需要注意的是，上图左侧一共有四个时钟源，从上到下依次是：高速内部时钟（HSI）：以内部RC振荡器产生，频率为8Mhz,但相较于外部时钟不稳定。高速内部时钟（HSE）：以外部晶振作为时钟源，晶振频率可取范围为4~16Mhz,一般采用8Mhz的...[详细]
基于多线程扫描的网络拓扑边界监测系统设计

　　随着国家电子政务网络规模和业务应用的不断深化，通过网络传输的数据和业务变得越来越敏感和重要。为了保障业务数据在网络传输交换过程中不被非法获取与篡改，相应的网络信息安全防护措施已在不同层面进行了部署。然而，大多数的业务专网对于网络的访问控制几乎都集中在网络的出入关口，而对网络内部结构和接入边界却没有施行必要的监测与管理。这种只注重网关出入防护的安全策略虽然配置了大量的防火墙、多重安全网关和网闸...[详细]
电动汽车是利用发动机来实现12V车载供电吗

电动汽车的12V蓄电池供电并不是依靠发电机，只有燃油动力汽车才会依靠发动机带动发电机在行驶中发电，其作用是为12V车载设备供电；用这种发电即时供电的原因是因为12V蓄电池的容量太小，而且不能依靠外接设备充电。而电动汽车有一组动辄50kwh左右的动力电池组，其容量是燃油动力汽车电池的50~100倍甚至更高，车载12V电子设备的耗电量与容量相比小到几乎可以忽略；而动力电池组可依靠220市电充电，所以...[详细]
汽车电子的关键是什么

车辆采用的电子系统IC复杂性逐渐提高，希望借由执行人工智能（AI）算法控制自驾功能，同时也需满足《道路车辆功能安全ISO 26262》标准（以下简称《ISO 26262》）要求。因此，IC设计公司也正快速采用完整性的测试解决方案，以便达到相关标准要求。确保车辆电子能稳定的作法之一就是在功能运转期间执行定期测试，也就是在逻辑与存储器利用内建自我测试（Built-in Self Test;BI...[详细]
导航可不可以辅助自动驾驶

通常，我们通过观察和简单的GPS工具根据周围事物的对比来确定我们的位置及想要去的地方，但是对于无人驾驶的汽车来说，这种推理是非常困难的，汽车要先绘制和分析所在的新道路，后进行动态等复杂项目的处理，这是非常困难耗时间的。麻省理工学院的研究人员在机器人与自动化国际会议上发表研究成果，他们创建了卷积神经网络（CNN）的机器学习系统，该系统仅使用简单的地图和摄影机的影像数据，使无人驾驶汽车能够在新...[详细]
一辆合格的新能源汽车应该达到什么标准

新能源汽车随着保有量的增加，新能源汽车配套设施的布局加快，对于新能源汽车而言也开始逐渐走进了大多数人的视野，新能源汽车不限行，不限号，无尾气污染等，也成了很多人买车时候的一种选择，无论在什么地方，总是能见到新能源汽车特有的绿色车牌，这成了一种趋势，但关于新能源汽车，真正的新能源汽车应该达到什么标准？真正的新能源汽车在我看来，应该具备零排放无污染，安全系数高，合适的续航里程等。从零排放无污染...[详细]
多电平逆变器的意思，需要高额定值的开关

多电平逆变器将DC信号转换成多电平阶梯波形。多电平逆变器的输出波形不是直接正负交替，而是多步交替。因为波形的平滑度与电压电平的数量成正比。因此，多电平逆变器将产生更平滑的波形。如前所述，较小步长的这一特性使其可用于实际应用。多电平逆变器是什么东西多电平逆变器的优势更好的电压波形:使用多电平逆变器，可以获得更好的电压波形。开关频率对于PWM操作可以进一步降低。使用低额定值设备的高电压...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多