74F113 Dual JK Negative Edge-Triggered Flip-Flop
April 1988
Revised July 1999
74F113
Dual JK Negative Edge-Triggered Flip-Flop
General Description
The 74F113 offers individual J, K, Set and Clock inputs.
When the clock goes HIGH the inputs are enabled and
data may be entered. The logic level of the J and K inputs
may be changed when the clock pulse is HIGH and the flip-
flop will perform according to the Truth Table as long as
minimum setup and hold times are observed. Input data is
transferred to the outputs on the falling edge of the clock
pulse.
Asynchronous input:
LOW input to S
D
sets Q to HIGH level
Set is independent of clock
Ordering Code:
Order Number
74F113SC
74F113SJ
74F113PC
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 1999 Fairchild Semiconductor Corporation
DS009473
www.fairchildsemi.com
74F113
Unit Loading/Fan Out
U.L.
Pin Names
J
1
, J
2
, K
1
, K
2
CP
1
, CP
2
S
D1
, S
D2
Q
1
, Q
2
, Q
1
, Q
2
Data Inputs
Clock Pulse Inputs (Active Falling Edge)
Direct Set Inputs (Active LOW)
Outputs
Description
HIGH/LOW
1.0/1.0
1.0/4.0
1.0/5.0
50/33.3
Input I
IH
/I
IL
Output I
OH
/I
OL
20
µA/−0.6
mA
20
µA/−2.4
mA
20
µA/−3.0
mA
−1
mA/20 mA
Truth Table
Inputs
S
D
L
H
H
H
H
H (h)
=
HIGH Voltage Level
L (l)
=
LOW Voltage level
]
=
HIGH-to-LOW Clock Transition
X
=
Immaterial
Q
0
(Q
0
)
=
Before HIGH-to-LOW Transition of Clock
Outputs
J
X
h
l
h
l
K
X
h
h
l
l
Q
H
Q
0
L
H
Q
0
Q
L
Q
0
H
L
Q
0
CP
X
Lower case letters indicate the state of the referenced input or output prior to the HIGH-to-LOW clock transition.
Logic Diagram
(One Half Shown)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74F113
Absolute Maximum Ratings
(Note 1)
Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
V
CC
Pin Potential to Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with V
CC
=
0V)
Standard Output
3-STATE Output
Current Applied to Output
in LOW State (Max)
twice the rated I
OL
(mA)
−0.5V
to V
CC
−0.5V
to
+5.5V
−65°C
to
+150°C
−55°C
to
+125°C
−55°C
to
+150°C
−0.5V
to
+7.0V
−0.5V
to
+7.0V
−30
mA to
+5.0
mA
Recommended Operating
Conditions
Free Air Ambient Temperature
Supply Voltage
0°C to
+70°C
+4.5V
to
+5.5V
Note 1:
Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 2:
Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
CEX
V
ID
I
OD
I
IL
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH
Voltage
Output LOW
Voltage
Input HIGH
Current
Input HIGH Current
Breakdown Test
Output HIGH
Leakage Current
Input Leakage
Test
Output Leakage
Circuit Current
Input LOW Current
4.75
3.75
−0.6
−2.4
−3.0
I
OZH
I
OZL
I
OS
I
CC
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Power Supply Current
−60
12
50
−50
−150
19
µA
µA
mA
mA
Max
Max
Max
Max
mA
Max
5.0
7.0
50
µA
µA
µA
V
µA
Max
Max
Max
0.0
0.0
V
IN
=
2.7V
V
IN
=
7.0V
V
OUT
=
V
CC
I
ID
=
1.9
µA
All Other Pins Grounded
V
IOD
=
150 mV
All Other Pins Grounded
V
IN
=
0.5V (J
n
, K
n
)
V
IN
=
0.5V (CP
n
)
V
IN
=
0.5V (S
Dn
)
V
OUT
=
2.7V
V
OUT
=
0.5V
V
OUT
=
0V
10% V
CC
5% V
CC
10% V
CC
2.5
2.7
0.5
V
Min
Min
2.0
0.8
−1.2
Typ
Max
Units
V
V
V
V
Min
Min
V
CC
Conditions
Recognized as a HIGH Signal
Recognized as a LOW Signal
I
IN
= −18
mA
I
OH
= −1
mA
I
OH
= −1
mA
I
OL
=
20 mA
3
www.fairchildsemi.com
74F113
AC Electrical Characteristics
T
A
= +25°C
Symbol
Parameter
Min
f
MAX
t
PLH
t
PHL
t
PLH
t
PHL
Maximum Clock Frequency
Propagation Delay
CP
n
to Q
n
or Q
n
Propagation Delay
S
Dn
to Q
n
or Q
n
85
2.0
2.0
2.0
2.0
V
CC
= +5.0V
C
L
=
50 pF
Typ
105
4.0
4.0
4.5
4.5
6.0
6.0
6.5
6.5
Max
T
A
=
0°C to
+70°C
V
CC
= +5.0V
C
L
=
50 pF
Min
80
2.0
2.0
2.0
2.0
7.0
7.0
7.5
7.5
Max
MHz
ns
Units
ns
AC Operating Requirements
T
A
= +25°C
Symbol
Parameter
V
CC
= +5.0V
Min
t
S
(H)
t
S
(L)
t
H
(H)
t
H
(L)
t
W
(H)
t
W
(L)
t
W
(L)
t
REC
Setup Time, HIGH or LOW
J
n
or K
n
to CP
n
Hold Time, HIGH or LOW
J
n
or K
n
to CP
n
CP
n
Pulse Width
HIGH or LOW
S
Dn
Pulse Width, LOW
S
Dn
to CP
n
Recovery Time
4.0
3.0
0
0
4.5
4.5
4.5
4.0
Max
T
A
=
0°C to
+70°C
V
CC
= +5.0V
Min
5.0
3.5
0
0
5.0
ns
5.0
5.0
5.0
ns
ns
ns
Max
Units
www.fairchildsemi.com
4
74F113
Physical Dimensions
inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
Package Number M14A
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D
5
www.fairchildsemi.com
MEMS传感器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
