D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
74ABT273 Octal D-Type Flip-Flop
January 1993
Revised March 2005
74ABT273
Octal D-Type Flip-Flop
General Description
The ABT273 has eight edge-triggered D-type flip-flops with
individual D inputs and Q outputs. The common buffered
Clock (CP) and Master Reset (MR) inputs load and reset
(clear) all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D
input, one setup time before the LOW-to-HIGH clock transi-
tion, is transferred to the corresponding flip-flop’s Q output.
All outputs will be forced LOW independently of Clock or
Data inputs by a LOW voltage level on the MR input. The
device is useful for applications where the true output only
is required and the Clock and Master Reset are common to
all storage elements.
Features
s
Eight edge-triggered D-type flip-flops
s
Buffered common clock
s
Buffered, asynchronous Master Reset
s
See ABT377 for clock enable version
s
See ABT373 for transparent latch version
s
See ABT374 for 3-STATE version
s
Output sink capability of 64 mA, source capability of
32 mA
s
Guaranteed latchup protection
s
High impedance glitch free bus loading during entire
power up and power down cycle
s
Non-destructive hot insertion capability
s
Disable time less than enable time to avoid bus conten-
tion
Ordering Code:
Order Number
74ABT273CSC
74ABT273CSJ
74ABT273CMSA
74ABT273CMTC
74ABT273CMTCX_NL
(Note 1)
Package
Number
M20B
M20D
MSA20
MTC20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Connection Diagram
Pin Descriptions
Pin Names
D
0
–D
7
MR
CP
Q
0
–Q
7
Data Inputs
Master Reset (Active LOW)
Clock Pulse Input (Active Rising Edge)
Data Outputs
Description
© 2005 Fairchild Semiconductor Corporation
DS011549
www.fairchildsemi.com
74ABT273
Truth Table
Operating Mode
MR
Reset (Clear)
Load “1”
Load “0”
L
H
H
Inputs
CP
D
n
X
h
l
Output
Q
n
L
H
L
X
H HIGH Voltage Level steady state
h HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
L LOW Voltage Level steady state
I LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
X Immaterial
LOW-to-HIGH clock transition
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74ABT273
Absolute Maximum Ratings
(Note 2)
Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
V
CC
Pin Potential to Ground Pin
Input Voltage (Note 3)
Input Current (Note 3)
Voltage Applied to Any Output
in the Disabled or
Power-Off State
in the HIGH State
Current Applied to Output
in LOW State (Max)
DC Latchup Source Current
(Across Comm Operating Range)
Over Voltage Latchup
V
CC
4.5V
twice the rated I
OL
(mA)
65
q
C to
150
q
C
55
q
C to
125
q
C
55
q
C to
150
q
C
0.5V to
7.0V
0.5V to
7.0V
30 mA to
5.0 mA
Recommended Operating
Conditions
Free Air Ambient Temperature
Supply Voltage
Minimum Input Edge Rate (
'
V/
'
t)
Data Input
Enable Input
50 mV/ns
20 mV/ns
40
q
C to
85
q
C
4.5V to
5.5V
0.5V to
4.75V
0.5V to V
CC
Note 2:
Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 3:
Either voltage limit or current limit is sufficient to protect inputs.
500 mA
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
IL
V
ID
I
OS
I
CEX
I
CCH
I
CCL
I
CCT
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Current
Input HIGH Current
Breakdown Test
Input LOW Current
Input Leakage Test
Output Short-Circuit Current
Output HIGH Leakage Current
Power Supply Current
Power Supply Current
Maximum I
CC
/Input
Outputs Enabled
4.75
2.5
2.0
0.55
1
1
7
Min
2.0
0.8
Typ
Max
Units
V
V
V
V
V
Min
Min
Min
Max
Max
V
CC
Conditions
Recognized HIGH Signal
Recognized LOW Signal
I
IN
I
OH
I
OH
I
OL
V
IN
V
IN
V
IN
V
IN
V
IN
I
ID
1.2
18 mA
3 mA
32 mA
64 mA
2.7V (Note 4)
V
CC
7.0V
0.5V (Note 4)
0.0V
1.9
P
A
0.0V
V
CC
P
A
P
A
1
1
P
A
V
Max
0.0
Max
Max
Max
Max
Max
All Other Pins Grounded
100
275
50
50
30
1.5
mA
V
OUT
V
OUT
P
A
P
A
mA
mA
All Outputs HIGH
All Outputs LOW
V
I
V
CC
2.1V
V
CC
2.1V
Data Input V
I
All Others at V
CC
or GND
I
CCD
Dynamic I
CC
No Load
0.3
mA/
MHz
Note 4:
Guaranteed but not tested.
Note 5:
For 8 bits toggling, I
CCD
0.5 mA/MHz.
Max
Outputs Open (Note 5)
One Bit Toggling, 50% Duty Cycle
3
www.fairchildsemi.com
74ABT273
AC Electrical Characteristics
(SSOIC package)
T
A
Symbol
Parameter
Min
f
MAX
t
PLH
t
PHL
t
PHL
Maximum Clock Frequency
Propagation Delay
CP to O
n
Propagation Delay
MR to O
n
150
2.0
2.8
2.5
V
CC
C
L
25
q
C
5.0V
50 pF
Typ
200
6.0
6.8
7.4
Max
T
A
55
q
C to
125
q
C
4.5V to 5.5V
50 pF
Max
7.0
7.5
8.2
C
L
Min
150
1.0
1.0
1.0
T
A
V
CC
40
q
C to
85
q
C
4.5V to 5.5V
C
L
50 pF
Max
MHz
6.0
6.8
7.4
ns
ns
Units
V
CC
Min
150
2.0
2.8
2.5
AC Operating Requirements
T
A
Symbol
Parameter
V
CC
C
L
Min
t
S
(H)
t
S
(L)
t
H
(H)
t
H
(L)
t
W
(H)
t
W
(L)
t
W
(L)
t
REC
Setup Time, HIGH
or LOW D
n
to CP
Hold Time, HIGH
or LOW D
n
to CP
Pulse Width, CP,
HIGH or LOW
Master Reset Pulse
Width, LOW
Recovery Time
MR to CP
2.0
2.5
1.2
1.2
3.3
3.3
3.3
2.0
25
q
C
5.0V
50 pF
Max
T
A
55
q
C to
125
q
C
4.5V to 5.5V
50 pF
Max
C
L
Min
2.0
2.5
1.4
1.4
3.3
3.3
3.3
2.0
T
A
V
CC
40
q
C to
85
q
C
4.5V to 5.5V
50 pF
Max
ns
ns
ns
ns
ns
Units
C
L
V
CC
Min
2.0
2.5
1.2
1.2
3.3
3.3
3.3
2.0
Capacitance
(SOIC package)
Symbol
C
IN
C
OUT
(Note 6)
Parameter
Input Capacitance
Output Capacitance
Typ
5
9
1 MHz, per MIL-STD-833, Method 3012.
Units
pF
pF
V
CC
V
CC
0V
5.0V
Conditions
T
A
25
q
C
Note 6:
C
OUT
is measured at frequency f
www.fairchildsemi.com
4
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
