Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 2:
Either voltage limit or current limit is sufficient to protect inputs.
500 mA
10V
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
IL
V
ID
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Current
Input HIGH Current
Breakdown Test
Input LOW Current
Input Leakage Test
4.75
2.5
2.0
0.8
1
1
7
Min
2.0
0.8
Typ
Max
Units
V
V
V
V
V
V
Min
Min
Min
Min
Max
Max
Max
0.0
V
CC
Conditions
Recognized HIGH Signal
Recognized LOW Signal
I
IN
I
OH
I
OH
I
OL
V
IN
V
IN
V
IN
V
IN
V
IN
V
I
ID
1.2
18 mA
3 mA
32 mA
15 mA
2.7V (Note 3)
V
CC
7.0V
0.5V (Note 3)
0.0V
1.9
P
A
P
A
P
A
P
A
1
1
All Other Pins Grounded
I
OZH
I
OZL
I
OS
I
CEX
I
ZZ
I
CCH
I
CCL
I
CCZ
I
CCT
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Output High Leakage Current
Bus Drainage Test
Power Supply Current
Power Supply Current
Power Supply Current
Additional I
CC
/Input
Outputs Enabled
Outputs 3-STATE
Outputs 3-STATE
I
CCD
Dynamic I
CC
(Note 4)
Note 3:
Guaranteed, but not tested.
Note 4:
For 8 bit toggling, I
CCD
0.8 mA/MHz.
10
P
A
P
A
mA
0
5.5V V
OUT
0
5.5V V
OUT
Max
V
OUT
Max
0.0
Max
Max
Max
V
OUT
V
OUT
2.7V; OE
n
0.5V; OE
n
0.0V
V
CC
2.0V
2.0V
10
100
275
50
100
50
30
50
2.5
2.5
50
P
A
P
A
P
A
mA
5.5V; All Others GND
All Outputs HIGH
All Outputs LOW
OE
n
V
I
V
CC
;
V
CC
2.1V
V
CC
2.1V
V
CC
2.1V
P
A
mA
mA
All Others at V
CC
or GND
Max
Enable Input V
I
Data Input V
I
Max
Outputs OPEN
OE
n
GND (Note 3)
One Bit Toggling, 50% Duty Cycle
P
A
mA/
All Others at V
CC
or GND
No Load
0.1
MHz
www.fairchildsemi.com
2
74ABT2541
DC Electrical Characteristics
(SOIC Package)
Symbol
V
OLP
V
OLV
V
OHV
V
IHD
V
ILD
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Output Voltage
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
Min
Typ
0.6
Max
0.8
Units
V
V
V
V
0.8
V
V
CC
5.0
5.0
5.0
5.0
5.0
T
A
T
A
T
A
T
A
T
A
Conditions
C
L
50 pF, R
L
500
:
25
q
C (Note 5)
25
q
C (Note 5)
25
q
C (Note 6)
25
q
C (Note 7)
25
q
C (Note 7)
0.5
2.7
2.0
0.4
3.1
1.4
1.2
Note 5:
Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
Note 6:
Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V
ILD
), 0V to threshold (V
IHD
).
Guaranteed, but not tested.
Note 7:
Max number of outputs defined as (n). n
1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
AC Electrical Characteristics
T
A
Symbol
Parameter
Min
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Output Disable Time
Output Enable Time
Propagation Delay Data to Outputs
1.0
1.0
1.5
1.5
1.0
1.0
V
CC
C
L
25
q
C
5V
50 pF
Typ
2.3
3.3
3.7
4.3
3.5
3.7
Max
3.6
4.1
6.0
6.5
6.0
5.6
T
A
40
q
C to
85
q
C
4.5V–5.5V
50 pF
Max
3.6
4.1
6.0
6.5
6.0
5.6
ns
ns
ns
Units
C
L
V
CC
Min
1.0
1.0
1.5
1.5
1.0
1.0
Extended AC Electrical Characteristics
(SOIC Package)
40
q
C to
85
q
C
V
CC
Symbol
Parameter
C
L
4.5V–5.5V
50 pF
T
A
40
q
C to
85
q
C
4.5V–5.5V
250 pF
C
L
T
A
40
q
C to
85
q
C
4.5V–5.5V
250 pF
Units
C
L
V
CC
V
CC
8 Outputs Switching
(Note 8)
Min
f
TOGGLE
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Output Disable Time
Maximum Toggle Frequency
Propagation Delay
Data to Outputs
Output Enable Time
1.5
1.5
1.5
1.5
1.0
1.0
Typ
100
5.0
5.5
6.5
7.0
6.0
6.0
Max
1 Output Switching
(Note 9)
Min
1.5
1.5
2.5
2.5
Max
6.0
10.0
7.5
11.0
8 Outputs Switching
(Note 10)
Min
2.5
2.5
2.5
2.5
Max
MHz
8.5
11.0
9.5
12.5
ns
ns
ns
(Note 11)
(Note 11)
Note 8:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 9:
This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capac-
itors in the standard AC load. This specification pertains to single output switching only.
Note 10:
This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.
Note 11:
The 3-STATE delays are dominated by the RC network (500
:
, 250 pF) on the output and have been excluded from the datasheet.
3
www.fairchildsemi.com
74ABT2541
Skew
(SOIC Package)
T
A
40
q
C to
85
q
C
4.5V–5.5V
50 pF
C
L
T
A
40
q
C to
85
q
C
4.5V–5.5V
250 pF
Units
C
L
V
CC
Symbol
Parameter
V
CC
8 Outputs Switching
(Note 12)
Max
t
OSHL
(Note 14)
t
OSLH
(Note 14)
t
PS
(Note 15)
t
OST
(Note 14)
t
PV
(Note 16)
Pin to Pin Skew
HL Transitions
Pin to Pin Skew
LH Transitions
Duty Cycle
LH–HL Skew
Pin to Pin Skew
LH/HL Transitions
Device to Device Skew
LH/HL Transitions
1.3
1.0
2.0
2.0
2.0
8 Outputs Switching
(Note 13)
Max
2.3
1.8
5.0
5.0
5.0
ns
ns
ns
ns
ns
Note 12:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)
Note 13:
These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load.
Note 14:
Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (t
OSHL
), LOW-to-HIGH (t
OSLH
), or any combination switching LOW-to-HIGH and/or HIGH-
to-LOW (t
OST
). The specification is guaranteed but not tested.
Note 15:
This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all
the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
Note 16:
Propagation delay variation for a given set of conditions (i.e., temperature and V
CC
) from device to device. This specification is guaranteed but not
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
