LSIs for Video Camera
MN673273
Signal-Processing LSI for Multimedia Camera
I
Overview
The MN673273 is a signal processing LSI for digital cameras
inputting to computer. In addition to the basic functions of
luminance signal and chrominance signal processing, the
MN673273 integrates microcontroller functions (ALC,
AWB, and AGC), SSG, and CG on a single chip.
I
Features
•
Input: Analog signal (A/D converter input)
•
Outputs: Digital outputs
8-bit Y signal
8-bit C signal
Analog outputs
Y signal
C signal
•
Operating supply voltage: 3.3 V ±0.3 V
•
Operating clock frequency: 9.5 to 20 MHz
•
Main functions
— 10-bit A/D converter
— Two-channel 8-bit D/A converter
— Analog Y and C outputs
— Digital Y and C outputs
— ALC (supports both electronic and mechanical iris), AWB, AGC. Can be used with either a hardware control system
or a microcontroller based control system.
— 50 Hz fluorescent lamp flicker correction
— Supports analog AGC (AN2108)
— On-chip CG and SSG
— Supports both 510 and 360 horizontal lines (However, 360 horizontal line output is only provided for the digital
outputs.)
— Supports pseudo-VGA (digital rate conversion)
— Supports both NTSC and PAL
I
Applications
•
PC cameras, multimedia cameras
1
2
Flicker
correction
Gamma
correction
MN673273
I
Block Diagram
VIN
Horizontal
and vertical
aperture processing
Color
suppression
calculation
10 bit
A/D
8 bit
D/A
High-brightness
data detection
YOUTD
(7 : 0)
Color
difference
matrix
Flicker
correction
AGC
Y
LPF
YOUT
COUT
1H
DLY
Y
LPF
Low-pass
filter
line
switching
White
balance
gain control
Encoder high-brightness
area color suppression
Digital
rate
conversion
COUTD
(7 : 0)
UVSEL
Full-screen average white
balance data calculation
(high and low brightness
sections are excluded.)
White
balance gain
calculation
Flicker
gain
calculation
Micro-
controller
interface
Center-weighted screen
averaging brightness
data calculation
LSIs for Video CameraI
CG/SSG
circuit
ALC control
calculation
LSIs for Video Camera
I
Pin Arrangement
MN673273
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
YOUTD7
YOUTD6
YOUTD5
YOUTD4
YOUTD3
YOUTD2
YOUTD1
YOUTD0
VSS3
VDD3
BLCSW
CSYNC
COUTD7
COUTD6
COUTD5
COUTD4
COUTD3
COUTD2
COUTD1
COUTD0
UVSEL
RESET
YCLEVEL
MINTEST
TESTSCAN
VREF
IREF
COMP
COUT
DAAVDD2
DAAVSS2
YOUT
VRT
VREFHM
VREFM
ADVDD1
ADVSS1
VREFML
VRB
VIN
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
FCK43
FCKO
CH1
CH2
SUB
V1
V2
V3
V4
VSS2
VDD2
OSCO
OSCI
DS1
DS2
VSSTG
VDDTG
R
H1
H2
TEST1
TEST2
TEST3
TEST4
TEST5
HSSFIX
CLKRST
VDD1
VSS1
MS
CS
DI
DO
SCLK
LOAD
ADTOPADJ
CPOB
VD
HD
HCLR
(TOP VIEW)
3
MN673273
I
Pin Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Pin Name
TEST1
TEST2
TEST3
TEST4
TEST5
HSSFIX
CLKRST
VDD1
VSS1
MS
CS
DI
DO
SCLK
LOAD
ADTOPADJ
CPOB
VD
HD
HCLR
H2
HI
R
VDDTG
VSSTG
DS2
DS1
OSCI
OSCO
VDD2
VSS2
V4
V3
V2
V1
SUB
I/O
I
I
I
I
I
I
I
VDD
VSS
I
I/O
I/O
I
I/O
O
O
O
O
O
O
O
O
O
VDD
VSS
O
O
I
O
VDD
VSS
O
O
O
O
O
FCK
FCK
FCK
FCK
FCK
FCK
FCK
FCK
FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK
FCK
CLOCK
LSIs for Video CameraI
Function
Test pin (Must be hold low during normal operation.)
Test pin (Must be hold low during normal operation.)
Test pin (Must be hold low during normal operation.)
Test pin (Must be hold low during normal operation.)
Test pin (Must be hold low during normal operation.)
Shutter lock (1: On, 0: Off)/Flicker correction (1: Off, 0: On)/
External synchronization input
Clock reset
Digital system power supply (3.3 V)
Digital system ground
Master/slave switching
EPROM chip select
Serial data input and output
Serial data input
Serial clock input and output
Load pulse for AN2108/Analog AGC control signal (PWM)
A/D converter input clamp voltage adjustment (PWM)
A/D converter input clamp pulse or D/A converter output clamp pulse (CP2)
Vertical drive signal/External synchronization VP
Horizontal drive signal
Horizontal reference signal/External synchronization output
φH2
transfer pulse
φH1
transfer pulse
φR
pulse
φH
power supply (3.3 V)
φH
ground
CDS pulse 2
CDS pulse 1
Oscillator input (2FCK)
Oscillator output (2FCK)
Digital system power supply (3.3 V)
Digital system ground
φV4
charge pulse
φV3
charge pulse
φV2
charge pulse
φV1
charge pulse
Vertical exclusion pulse
4
LSIs for Video Camera
I
Pin Descriptions (continued)
Pin No.
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
Pin Name
CH2
CH1
FCKO
FCK43
COUTD0
COUTD1
COUTD2
COUTD3
COUTD4
COUTD5
COUTD6
COUTD7
CSYNC
BLCSW
VDD3
VSS3
YOUTD0
YOUTD1
YOUTD2
YOUTD3
YOUTD4
YOUTD5
YOUTD6
YOUTD7
UVSEL
RESET
YCLEVEL
MINTEST
TESTSCAN
VREF
IREF
COMP
COUT
DAAVDD2
DAAVSS2
YOUT
VRT
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
VDD
VSS
O
O
O
O
O
O
O
O
O
I
O
I
I
I
I
I
O
AVDD
AVSS
O
I
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK
FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
FCK, 4/3FCK
CLOCK
FCK
FCK
V3 charge pulse
V1 charge pulse
FCK output
4/3 FCK output
Digital chrominance-signal output (LSB)
Digital chrominance-signal output
Digital chrominance-signal output
Digital chrominance-signal output
Digital chrominance-signal output
Digital chrominance-signal output
Digital chrominance-signal output
Digital chrominance-signal output (MSB)
Composite sync output
Function
MN673273
Backlighting correction switching (1: On, 0: Off)
Digital system power supply (3.3 V)
Digital system ground
Digital luminance-signal output (LSB)
Digital luminance-signal output
Digital luminance-signal output
Digital luminance-signal output
Digital luminance-signal output
Digital luminance-signal output
Digital luminance-signal output
Digital luminance-signal output (MSB)
Color difference discrimination signal (High: R-Y, Low: B-Y)
Power on reset
D/A converter reference adjustment voltage
Test pin (Must be hold low during normal operation.)
Test pin (Must be hold low during normal operation.)
D/A converter reference voltage input
D/A converter bias current setting
D/A converter phase compensation capacitor connection
Clock signal output
D/A converter power supply
D/A converter ground
Luminance signal output
A/D converter high-level reference voltage input
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
