74AC821 • 74ACT821 10-Bit D-Type Flip-Flop with 3-STATE Outputs
November 1988
Revised August 2000
74AC821 • 74ACT821
10-Bit D-Type Flip-Flop with 3-STATE Outputs
General Description
The AC/ACT821 is a 10-bit D-type flip-flop with 3-STATE
outputs arranged in a broadside pinout.
Features
s
3-STATE outputs for bus interfacing
s
Noninverting outputs
s
Outputs source/sink 24 mA
s
TTL compatible inputs
Ordering Code:
Order Number
74AC821SC
74AC821SPC
74ACT821SC
74ACT821MTC
74ACT821SPC
Package Number
M24B
N24C
M24B
MTC24
N24C
Package Description
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. (SPC not available in Tape and Reel.)
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
D
0
–D
9
O
0
–O
9
OE
CP
Description
Data Inputs
Data Outputs
Output Enable Input
Clock Input
FACT is a trademark of Fairchild Semiconductor Corporation.
© 2000 Fairchild Semiconductor Corporation
DS010139
www.fairchildsemi.com
74AC821 • 74ACT821
Functional Description
The AC/ACT821 consists of ten D-type edge-triggered flip-
flops. The buffered Clock (CP) and buffered Output Enable
(OE) are common to all flip-flops. The flip-flops will store
the state of their individual D inputs that meet the setup and
hold time requirements on the LOW-to-HIGH CP transition.
With OE LOW the contents of the flip-flops are available at
the outputs. When OE is HIGH the outputs go to the high
impedance state. Operation of the OE input does not affect
the state of the flip-flops.
Function Table
Inputs
OE
H
H
L
L
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
Z
=
HIGH Impedance
=
LOW-to-HIGH Clock Transition
Internal
D
L
H
L
H
Q
L
H
L
H
Outputs
Function
O
Z
Z
L
H
High Z
High Z
Load
Load
CP
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74AC821 • 74ACT821
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
= −
0.5V
V
I
=
V
CC
+
0.5V
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
= −
0.5V
V
O
=
V
CC
+
0.5V
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
PDIP
140
°
C
−
0.5V to
+
7.0V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
±
50 mA
±
50 mA
−
65
°
C to
+
150
°
C
Recommended Operating
Conditions
Supply Voltage (V
CC
)
AC
ACT
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
Minimum Input Edge Rate (
∆
V/
∆
t)
AC Devices
V
IN
from 30% to 70% of V
CC
V
CC
@ 3.3V, 4.5V, 5.5V
Minimum Input Edge Rate (
∆
V/
∆
t)
ACT Devices
V
IN
from 0.8V to 2.0V
V
CC
@ 4.5V, 5.5V
125 mV/ns
Note 1:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT circuits outside databook specifications.
2.0V to 6.0V
4.5V to 5.5V
0V to V
CC
0V to V
CC
−
40
°
C to
+
85
°
C
125 mV/ns
DC Electrical Characteristics for AC
Symbol
V
IH
Parameter
Minimum HIGH Level
Input Voltage
V
IL
Maximum LOW Level
Input Voltage
V
OH
Minimum HIGH Level
Output Voltage
V
CC
(V)
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
3.0
4.5
5.5
3.0
4.5
5.5
I
IN
(Note 4)
I
OZ
Maximum Input Leakage Current
Maximum 3-STATE Current
5.5
I
OLD
I
OHD
I
CC
(Note 4)
Minimum Dynamic
Output Current (Note 3)
Maximum Quiescent Supply Current
5.5
5.5
5.5
8.0
±0.5
±5.0
75
−75
80.0
µA
mA
mA
µA
5.5
0.002
0.001
0.001
T
A
= +25°C
Typ
1.5
2.25
2.75
1.5
2.25
2.75
2.99
4.49
5.49
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
2.56
3.86
4.86
0.1
0.1
0.1
0.36
0.36
0.36
±
0.1
T
A
= −40°C
to
+85°C
Guaranteed Limits
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
V
IN
=
V
IL
or V
IH
2.46
3.76
4.76
0.1
0.1
0.1
V
IN
=
V
IL
or V
IH
0.44
0.44
0.44
±
1.0
µA
V
I
OL
=
12 mA
I
OL
=
24 mA
I
OL
=
24 mA (Note 2)
V
I
=
V
CC
, GND
V
I
(OE)
=
V
IL
, V
IH
V
I
=
V
CC
, GND
V
O
=
V
CC
, GND
V
OLD
=
1.65V Max
V
OHD
=
3.85V Min
V
IN
=
V
CC
or GND
V
I
OUT
=
50
µA
V
I
OH
= −
12 mA
I
OH
= −
24 mA
I
OH
= −
24 mA (Note 2)
V
I
OUT
= −
50
µA
V
V
OUT
=
0.1V
or V
CC
−
0.1V
V
Units
Conditions
V
OUT
=
0.1V
or V
CC
−
0.1V
Note 2:
All outputs loaded; thresholds on input associated with output under test.
Note 3:
Maximum test duration 2.0 ms, one output loaded at a time.
Note 4:
I
IN
and I
CC
@ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V
CC
.
3
www.fairchildsemi.com
74AC821 • 74ACT821
DC Electrical Characteristics for ACT
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum HIGH Level
Input Voltage
Maximum LOW Level
Input Voltage
Minimum HIGH Level
Output Voltage
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
4.5
5.5
4.5
5.5
I
IN
(Note 4)
I
OZ
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input
Leakage Current
Maximum 3-STATE
Current
Maximum
I
CC
/Input
Minimum Dynamic
Output Current (Note 6)
Maximum Quiescent
Supply Current
5.5
5.5
5.5
5.5
5.5
5.5
8.0
0.6
0.001
0.001
T
A
= +25°C
Typ
1.5
1.5
1.5
1.5
4.49
5.49
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
0.1
0.1
0.36
0.36
±0.1
±0.5
T
A
= −40°C
to
+85°C
Guaranteed Limits
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
±1.0
±5.0
1.5
75
−75
80.0
µA
µA
mA
mA
mA
µA
V
Units
V
V
V
Conditions
V
OUT
=
0.1V
or V
CC
−
0.1V
V
OUT
=
0.1V
or V
CC
−
0.1V
I
OUT
= −
50
µA
V
IN
=
V
IL
or V
IH
V
I
OH
= −
24 mA
I
OH
= −
24 mA (Note 5)
I
OUT
=
50
µA
V
IN
=
V
IL
or V
IH
V
I
OL
=
24 mA
I
OL
=
24 mA (Note 5)
V
I
=
V
CC
, GND
V
I
=
V
IL
, V
IH
V
O
=
V
CC
, GND
V
I
=
V
CC
−
2.1V
V
OLD
=
1.65V Max
V
OHD
=
3.85V Min
V
IN
=
V
CC
or GND
Note 5:
All outputs loaded; thresholds on input associated with output under test.
Note 6:
Maximum test duration 2.0 ms, one output loaded at a time.
AC Electrical Characteristics for AC
V
CC
Symbol
f
MAX
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Parameter
Maximum Clock
Frequency
Propagation Delay
CP to O
n
Propagation Delay
CP to O
n
Output Enable Time
OE to O
n
Output Enable Time
OE to O
n
Output Disable Time
OE to O
n
Output Disable Time
OE to O
n
Note 7:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
T
A
= +25°C
C
L
=
50 pF
Min
110
120
3.0
2.0
3.0
2.0
2.5
1.5
2.5
1.5
2.5
1.5
2.5
1.5
Typ
145
160
8.0
6.0
8.0
5.5
6.0
4.5
6.5
5.0
6.5
5.0
6.0
4.5
13.0
9.5
13.0
9.5
11.0
8.0
11.0
8.0
10.5
8.0
10.5
8.0
Max
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Min
100
110
3.0
2.0
3.0
2.0
2.5
1.5
2.5
1.5
2.5
1.5
2.5
1.5
15.0
10.5
15.0
10.5
12.0
9.0
12.0
9.0
11.0
8.5
11.0
8.5
Max
MHz
ns
ns
ns
ns
ns
ns
Units
(V)
(Note 7)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
www.fairchildsemi.com
4
74AC821 • 74ACT821
AC Operating Requirements for AC
V
CC
Symbol
t
S
t
H
t
W
Parameter
Setup Time, HIGH or LOW
D
n
to CP
Hold Time, HIGH or LOW
D
n
to CP
CP Pulse Width
HIGH or LOW
Note 8:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
T
A
= +25°C
C
L
=
50 pF
Typ
−1.0
−1.0
−1.0
−1.0
3.5
2.5
1.5
1.5
3.5
3.5
5.0
4.0
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Guaranteed Minimum
1.5
1.5
4.0
4.0
5.5
4.0
ns
ns
ns
Units
(V)
(Note 8)
3.3
5.0
3.3
5.0
3.3
5.0
AC Electrical Characteristics for ACT
V
CC
Symbol
Parameter
(V)
(Note 9)
f
MAX
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Maximum Clock
Frequency
Propagation Delay
CP to O
n
Propagation Delay
CP to O
n
Output Enable Time
OE to O
n
Output Enable Time
OE to O
n
Output Disable Time
OE to O
n
Output Disable Time
OE to O
n
Note 9:
Voltage Range 5.0 is 5.0V
±
0.5V
T
A
= +25°C
C
L
=
50 pF
Min
120
2.0
2.5
2.5
2.5
1.5
1.5
Typ
150
6.0
6.0
7.0
7.0
7.5
7.0
9.5
9.5
10.5
10.5
12.0
10.5
Max
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Min
110
1.5
2.0
2.0
2.0
1.0
1.0
10.5
10.5
11.5
12.0
13.0
11.5
Max
MHz
ns
ns
ns
ns
ns
ns
Units
5.0
5.0
5.0
5.0
5.0
5.0
5.0
AC Operating Requirements for ACT
V
CC
Symbol
t
S
t
H
t
W
Parameter
Setup Time, HIGH or LOW
D
n
to CP
Hold Time, HIGH or LOW
D
n
to CP
CP Pulse Width
HIGH or LOW
Note 10:
Voltage Range 5.0 is 5.0V
±
0.5V
T
A
= +25°C
C
L
=
50 pF
Typ
2.5
−0.5
3.0
2.0
2.0
4.5
T
A
= −40°C
to
+85°C
C
L
=
50 pF
Guaranteed Minimum
2.5
2.5
5.5
ns
ns
ns
Units
(V)
(Note 10)
5.0
5.0
5.0
Capacitance
Symbol
C
IN
C
PD
Parameter
Input Capacitance
Power Dissipation Capacitance
Typ
4.5
35.0
Units
pF
pF
V
CC
=
OPEN
V
CC
=
5.0V
Conditions
5
www.fairchildsemi.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
