电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

56-E02-005-5-J

产品描述D Subminiature Connector, 9 Contact(s), Male, Solder Terminal
产品类别连接器   
文件大小158KB,共4页
制造商API Technologies
官网地址http://www.apitech.com/about-api
下载文档 详细参数 全文预览

56-E02-005-5-J概述

D Subminiature Connector, 9 Contact(s), Male, Solder Terminal

56-E02-005-5-J规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称API Technologies
Reach Compliance Codeunknown
ECCN代码EAR99
其他特性STANDARDS: IEC 61000-4; IEC 61000-4-21
连接器类型D SUBMINIATURE CONNECTOR
联系完成配合GOLD (15) OVER NICKEL
联系完成终止Gold Flash (Au) - with Nickel (Ni) barrier
触点性别MALE
触点材料BRASS
DIN 符合性NO
空壳NO
滤波功能YES
IEC 符合性YES
绝缘体材料POLYETHYLENE
MIL 符合性NO
插接信息MULTIPLE MATING PARTS AVAILABLE
混合触点NO
安装类型BOARD
选件GENERAL PURPOSE
外壳面层TIN
外壳材料STEEL
外壳尺寸1/E
端接类型SOLDER
触点总数9
UL 易燃性代码94V-0
Base Number Matches1

文档预览

下载PDF文档
Series E (ESD/EFT)
Transient Protected Connectors
These fully integrated connectors and adapters provide
protection from Electro Static Discharge (ESD) and
Electronically Fast Transients (EFT) that can damage
or even destroy your equipment. The connectors are
designed to meet various IEC 61000-4-21, EN 61000-4-2
and IEC 61000-4 standards, and are offered in a wide
range of clamping voltages to fit your specific application.
The connectors have integrated ESD transient voltage
suppressors from Littelfuse
®
, are available in industry
standard sizes and are “drop in” replacements for
unprotected connectors.
They are available with various capacitance levels to
condition your signals to handle EMI issues at the same
time or with as little as a 0.05 pF to protect the integrity of
your signal in high speed or digital applications.
Voltage
Typical Time-Voltage Curves
ESD Transient Spike
Waveform
System Voltage Limit
Clamping Voltage
Features
s
Clamped Waveform
ESD/EFT protection at the I/O ports –
Prevents the
transients from entering the system before they can
cause harm or create EMI problems.
Low ground impedance –
The metallic shell provides
minimal impedance to direct the damaging transient
spikes to ground, which is essential for proper protection.
Removal of ground traces from the board –
This eliminates potential line-to-line noise problems
and spark-overs between ground and signal lines.
Voltage
s
Time
Typical Time-Voltage Curve of Transient Spike on Integrated
Protected Connector with Capacitance (Parts with Working
Voltage Code starting with 0)
Potential Voltage
Overshoot Voltage
Voltage Across
Connector
Clamp Voltage
ESD Event
Peak Current
Current Through
Connector
s
s
s
Complete protection –
All lines, including ground
lines, have bi-directional protection.
Efficient space utilization –
Standard footprints save
valuable board space in terms of not only components,
but also extra ground traces.
Fewer components –
Reduces total number of
components purchased, stocked, placed and tested;
yielding the savings of all the hidden costs involved
in these activities, while reducing your supplier base.
Available capacitance –
Available with various
capacitance values to supply low pass properties
along with the transient protection, thus supplying
ESD/EFT and EMI protection all in one complete
package. The metal shell also provides EMI shielding
of system. Parts are available with capacitance
values less than 50 pF for digital and very high
speed signal lines.
Protection Trigger
Time
Typical Time-Voltage Curve of Low Capacitance Integrated
Protection (Parts with Working Voltage Code starting with P)
Filtered Connectors
s
s
Mechanical Specifications
Front Shell
. . . . . . . . . . . Steel, tin plated
Housing.
. . . . . . . . . . . . 94V-0 rated thermoplastic, black
Eyelets
. . . . . . . . . . . . . . Brass, tin plated
Threaded Inserts
. . . . . . . Zinc
Boardlocks
. . . . . . . . . . . Copper alloy, tin-lead plated
Pin Contacts
. . . . . . . . . Brass
Socket Contacts
. . . . . . . Phosphor Bronze
Contact Plating
. . . . . . . Duplex plated as follows: 15uin (.38um)
. . . . . . . . . . . . . . . . . . .
gold on mating end, with entire contact
. . . . . . . . . . . . . . . . . . .
50uin (1.27um) min. nickel underplated
. . . . . . . . . . . . . . . . . . .
and flash gold finish.
Current Rating.
. . . . . . . 5 Amp per pin
Operating Temp
. . . . . . . -55°C to +125°C
181
SPECTRUM CONTROL INC.
• 8031 Avonia Rd. • Fairview, PA 16415 • Phone: 814-474-2207 • Fax: 814-474-2208 • Web site: www.spectrumcontrol.com
SPECTRUM CONTROL GmbH
• Hansastrasse 6 • 91126 Schwabach, Germany • Phone: (49)-9122-795-0 • Fax: (49)-9122-795-58
求方波信号检测硬件电路的设计方案
图片中的第一题和第七题,求硬件电路设计方案~越多越好~ 多学点知识!想了解一下都可以用那些方法~ ...
燕园技术宅 模拟电子
驱动程序开发小问题
小弟正在学习Windows驱动开发,写了个HelloDDK,其中头文件中有一段代码如下: #ifdef __cplusplus extern "C" { #endif #include #ifdef __cplusplus } #endif 但编译连接就有如下 ......
1581582 嵌入式系统
APFC电感采用磁粉心的设计
摘要:磁粉心具有较高的饱和磁通密度和较好的直流偏磁动态线性。用来制作APFC电感,只要恰当选择磁心尺寸和线圈匝数就能取得降低磁心损耗的效果。 磁粉心的饱和磁通密度高达10T(10000Gs)左右 ......
zbz0529 模拟电子
求指点MSP430F149驱动超声波模块程序,不能正常工作
求指点MSP430F149驱动超声波模块程序,不能正常工作 #include #define RISE 1 #define FALL 0 #define CPU_F ((double)8000000) #define delay_us(x) __delay_cycles((long)(CPU_F*(d ......
赵宇 微控制器 MCU
UCD3138 交错PFC 调试问题
我在调试UCD3138交错PFC时出现如下问题:波形如下图所示,其中CH3是交流输入电流, CH4是其中一相驱动管DS波形,另外两个通道CH1和CH2没有用到。对外围电路进行了各种调试,DS波形和输入电流总 ......
Liang 模拟与混合信号
AD 差分布线规则设置
本帖最后由 bioger 于 2018-4-23 17:10 编辑 最近在使用AD进行设计,其中设计一些差分信号,发现在rules中只可以设计一对差分信号本身的线宽、线长和线间距。请问我想设置一下差分对之间的间 ......
bioger PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1899  1340  397  2719  2854  8  28  37  44  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved