The ABT373 contains eight D-type latches with 3-STATE
output buffers. When the Latch Enable (LE) input is HIGH,
data on the D
n
inputs enters the latches. In this condition
the latches are transparent, i.e., a latch output will change
state each time its D input changes. When LE is LOW, the
latches store the information that was present on the D
inputs at setup time preceding the HIGH-to-LOW transition
of LE. The 3-STATE buffers are controlled by the Output
Enable (OE) input. When OE is LOW, the buffers are in the
bi-state mode. When OE is HIGH the buffers are in the high
impedance mode but this does not interfere with entering
new data into the latches.
Truth Table
Inputs
LE
H
H
L
X
OE
L
L
L
H
D
n
H
L
X
X
Output
O
n
H
L
O
n
(no change)
Z
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Z
=
HIGH Impedance State
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74ABT373
Absolute Maximum Ratings
(Note 1)
Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
V
CC
Pin Potential to Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Any Output
in the Disabled or
Power-Off State
in the HIGH State
Current Applied to Output
in LOW State (Max)
DC Latchup Source Current:
(Across Comm Operating Range)
Over Voltage Latchup (I/O)
twice the rated I
OL
(mA)
OE Pin
Other Pins
−150
mA
−500
mA
10V
−0.5V
to
+5.5V
−0.5V
to V
CC
−65°C
to
+150°C
−55°C
to
+125°C
−55°C
to
+150°C
−0.5V
to
+7.0V
−0.5V
to
+7.0V
−30
mA to
+5.0
mA
Recommended Operating
Conditions
Free Air Ambient Temperature
Supply Voltage
Minimum Input Edge Rate (∆V/∆t)
Data Input
Enable Input
50 mV/ns
20 mV/ns
−40°C
to
+85°C
+4.5V
to
+5.5
Note 1:
Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 2:
Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
IL
V
ID
I
OZH
I
OZL
I
OS
I
CEX
I
ZZ
I
CCH
I
CCL
I
CCZ
I
CCT
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Current
Input HIGH Current Breakdown Test
Input LOW Current
Input Leakage Test
4.75
2.5
2.0
0.55
1
1
7
−1
−1
Min
2.0
0.8
−1.2
Typ
Max
Units
V
V
V
V
V
µA
µA
µA
V
µA
µA
mA
µA
µA
µA
mA
µA
mA
mA
mA
mA/
0.12
MHz
Max
Min
Min
Min
Max
Max
Max
0.0
V
CC
Conditions
Recognized HIGH Signal
Recognized LOW Signal
I
IN
= −18
mA
I
OH
= −3
mA
I
OH
= −32
mA
I
OL
=
64 mA
V
IN
=
2.7V (Note 4)
V
IN
=
V
CC
V
IN
=
7.0V
V
IN
=
0.5V (Note 4)
V
IN
=
0.0V
I
ID
=
1.9
µA
All Other Pins Grounded
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Output High Leakage Current
Bus Drainage Test
Power Supply Current
Power Supply Current
Power Supply Current
−100
10
−10
−275
50
100
50
30
50
Outputs Enabled
Outputs 3-STATE
Outputs 3-STATE
I
CCD
Dynamic I
CC
(Note 4)
Note 3:
For 8 bits toggling, I
CCD
<
0.8 mA/MHz.
Note 4:
Guaranteed, but not tested.
0
−
5.5V V
OUT
=
2.7V; OE
=
2.0V
0
−
5.5V V
OUT
=
0.5V; OE
=
2.0V
Max
Max
0.0
Max
Max
Max
V
OUT
=
0.0V
V
OUT
=
V
CC
V
OUT
=
5.5V; All Others GND
All Outputs HIGH
All Outputs LOW
OE
=
V
CC
All Others at V
CC
or GND
V
I
=
V
CC
−
2.1V
Enable Input V
I
=
V
CC
−
2.1V
Data Input V
I
=
V
CC
−
2.1V
All Others at V
CC
or GND
Outputs Open, LE
=
V
CC
OE
=
GND, (Note 3)
One Bit Toggling, 50% Duty Cycle
Additional I
CC
/Input
2.5
2.5
2.5
No Load
Max
3
www.fairchildsemi.com
74ABT373
DC Electrical Characteristics
(SOIC Package)
Symbol
V
OLP
V
OLV
V
OHV
V
IHD
V
ILD
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Output Voltage
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
−1.2
2.5
2.0
Min
Typ
0.4
−0.8
3.0
1.7
0.9
0.6
Max
0.8
Units
V
V
V
V
V
V
CC
5.0
5.0
5.0
5.0
5.0
Conditions
C
L
=
50 pF, R
L
=
500Ω
T
A
=
25°C (Note 5)
T
A
=
25°C (Note 5)
T
A
=
25°C (Note 6)
T
A
=
25°C (Note 7)
T
A
=
25°C (Note 7)
Note 5:
Max number of outputs defined as (n). n
−
1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested.
Note 6:
Max number of outputs defined as (n). n
−
1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
Note 7:
Max number of data inputs (n) switching. n
−
1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V
ILD
), 0V to threshold (V
IHD
).
Guaranteed, but not tested.
AC Electrical Characteristics
(SOIC and SSOP Packages)
T
A
= +25°C
Symbol
Parameter
Min
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Output Disable Time
Propagation Delay
D
n
to O
n
Propagation Delay
LE to O
n
Output Enable Time
1.9
1.9
2.0
2.0
1.5
1.5
2.0
2.0
V
CC
= +5.0V
C
L
=
50 pF
Typ
2.7
2.8
3.1
3.0
3.1
3.1
3.6
3.4
Max
4.5
4.5
5.0
5.0
5.3
5.3
5.4
5.4
T
A
= −55°C
to
+125°C
V
CC
=
4.5V to 5.5V
C
L
=
50 pF
Min
1.0
1.0
1.0
1.5
1.0
1.5
1.7
1.0
Max
6.8
7.0
7.7
7.7
6.7
7.2
8.0
7.0
T
A
= −40°C
to
+85°C
V
CC
=
4.5V to 5.5V
C
L
=
50 pF
Min
1.9
1.9
2.0
2.0
1.5
1.5
2.0
2.0
Max
4.5
4.5
5.0
5.0
5.3
5.3
5.4
5.4
ns
ns
ns
ns
Units
AC Operating Requirements
(SOIC and SSOP Packages)
T
A
= +25°C
Symbol
Parameter
Min
f
TOGGLE
t
S
(H)
t
S
(L)
t
H
(H)
t
H
(L)
t
W
(H)
Max Toggle Frequency
Setup Time, HIGH
or LOW D
n
to LE
Hold Time, HIGH
or LOW D
n
to LE
Pulse Width,
LE HIGH
1.5
1.5
1.0
1.0
3.0
V
CC
= +5.0V
C
L
=
50 pF
Typ
100
Max
T
A
= −55°C
to
+125°C
V
CC
=
4.5V to 5.5V
C
L
=
50 pF
Min
100
2.5
2.5
2.5
2.5
3.3
1.5
1.5
1.0
1.0
3.0
Max
T
A
= −40°C
to
+85°C
V
CC
=
4.5V to 5.5V
C
L
=
50 pF
Min
Max
MHz
ns
ns
ns
Units
www.fairchildsemi.com
4
74ABT373
Extended AC Electrical Characteristics
(SOIC Package)
T
A
= −40°C
to
+85°C
V
CC
=
4.5V to 5.5V
Symbol
Parameter
C
L
=
50 pF
8 Outputs Switching
(Note 8)
Min
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PZL
Output Disable Time
Propagation Delay
D
n
to O
n
Propagation Delay
LE to O
n
Output Enable Time
1.5
1.5
1.5
1.5
1.5
1.5
1.0
1.0
Max
5.2
5.2
5.5
5.5
6.2
6.2
5.5
5.5
Min
2.0
2.0
2.0
2.0
2.0
2.0
(Note 11)
(Note 9)
Max
6.8
6.8
7.5
7.5
8.0
8.0
2.0
2.0
2.0
2.0
2.0
2.0
T
A
= −40°C
to
+85°C
V
CC
=
4.5V to 5.5V
C
L
=
250 pF
T
A
= −40°C
to
+85°C
V
CC
=
4.5V to 5.5V
C
L
=
250 pF
8 Outputs Switching
(Note 10)
Min
Max
9.0
9.0
9.5
9.5
10.5
10.5
(Note 11)
ns
ns
ns
ns
Units
Note 8:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 9:
This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capac-
itors in the standard AC load. This specification pertains to single output switching only.
Note 10:
This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.
Note 11:
The 3-STATE delay times are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.
Skew
(SOIC Package)
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
Symbol
Parameter
C
L
=
50 pF
8 Outputs Switching
(Note 12)
Max
t
OSHL
(Note 14)
t
OSLH
(Note 14)
t
PS
(Note 16)
t
OST
(Note 14)
t
PV
(Note 15)
Pin to Pin Skew, HL Transitions
Pin to Pin Skew, LH Transitions
Duty Cycle, LH–HL Skew
Pin to Pin Skew, LH/HL Transitions
Device to Device Skew, LH/HL Transitions
1.0
1.0
1.4
1.5
2.0
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
C
L
=
250 pF
8 Outputs Switching
(Note 13)
Max
1.5
1.5
3.5
3.9
4.0
ns
ns
ns
ns
ns
Units
Note 12:
This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load.
Note 13:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 14:
Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (t
OSHL
), LOW-to-HIGH (t
OSLH
), or any combination switching LOW-to-HIGH and/or
HIGH-to-LOW (t
OST
). This specification is guaranteed but not tested.
Note 15:
Propagation delay variation is for a given set of conditions (i.e., temperature and V
CC
) from device to device. This specification is guaranteed but
not tested.
Note 16:
This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all
the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
