D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs
July 1997
Revised April 2005
74VHCT574A
Octal D-Type Flip-Flop with 3-STATE Outputs
General Description
The VHCT574A is an advanced high speed CMOS octal
flip-flop with 3-STATE output fabricated with silicon gate
CMOS technology. It achieves the high speed operation
similar to equivalent Bipolar Schottky TTL while maintain-
ing the CMOS low power dissipation. This 8-bit D-type flip-
flop is controlled by a clock input (CP) and an Output
Enable input (OE). When the OE input is HIGH, the eight
outputs are in a high impedance state.
Protection circuits ensure that 0V to 7V can be applied to
the input and output (Note 1) pins without regard to the
supply voltage. This device can be used to interface 3V to
5V systems and two supply systems such as battery back
up. This circuit prevents device destruction due to mis-
matched supply and input voltages.
Note 1:
Outputs in OFF-State.
Features
s
High speed: f
MAX
140 MHz (typ) at T
A
25
q
C
s
Power Down Protection is provided on all inputs and
outputs.
s
Low Noise: V
OLP
1.6V (max)
25
q
C
s
Low Power Dissipation:
I
CC
4
P
A (max) @ T
A
s
Pin and Function Compatible with 74HCT574
Ordering Code:
Order Number
74VHCT574AM
74VHCT574ASJ
74VHCT574AMTC
74VHCT574AN
Package Number
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Logic Symbol
IEEE/IEC
Connection Diagram
© 2005 Fairchild Semiconductor Corporation
DS500029
www.fairchildsemi.com
74VHCT574A
Pin Descriptions
Pin Names
D
0
–D
7
CP
OE
O
0
–O
7
Description
Data Inputs
Clock Pulse Input 3-STATE
Output Enable Input 3-STATE
Outputs
Truth Table
Inputs
D
n
H
L
X
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial
Z High Impedance
LOW-to-HIGH Transition
Outputs
OE
L
L
H
O
n
H
L
Z
CP
X
Functional Description
The VHCT574A consists of eight edge-triggered flip-flops
with individual D-type inputs and 3-STATE true outputs.
The buffered clock and buffered Output Enable are com-
mon to all flip-flops. The eight flip-flops will store the state
of their individual D inputs that meet the setup and hold
time requirements on the LOW-to-HIGH Clock (CP) transi-
tion. With the Output Enable (OE) LOW, the contents of the
eight flip-flops are available at the outputs. When the OE is
HIGH, the outputs go to the high impedance state. Opera-
tion of the OE input does not affect the state of the flip-
flops.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74VHCT574A
Absolute Maximum Ratings
(Note 2)
Supply Voltage (V
CC
)
DC Input Voltage (V
IN
)
DC Output Voltage (V
OUT
)
(Note 3)
(Note 4)
Input Diode Current (I
IK
)
Output Diode Current (I
OK
) (Note 5)
DC Output Current (I
OUT
)
DC V
CC
/GND Current (I
CC
)
Storage Temperature (T
STG
)
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260
q
C
0.5V to
7.0V
0.5V to
7.0V
0.5V to V
CC
0.5V
0.5V to
7.0V
20 mA
r
20 mA
r
25 mA
r
75 mA
65
q
C to
150
q
C
Recommended Operating
Conditions
(Note 6)
Supply Voltage (V
CC
)
Input Voltage (V
IN
)
Output Voltage (V
OUT
)
(Note 3)
(Note 4)
Operating Temperature (T
OPR
)
Input Rise and Fall Time (t
r
, t
f
)
V
CC
5.0V
r
0.5V
0 ns/V
a
20 ns/V
Note 2:
Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside databook specifica-
tions.
Note 3:
HIGH or LOW state. I
OUT
absolute maximum rating must be
observed.
Note 4:
When outputs are in OFF-State or when V
CC
Note 5:
V
OUT
GND, V
OUT
!
V
CC
(Outputs Active).
Note 6:
Unused inputs must be held HIGH or LOW. They may not float.
OV.
4.5V to
5.5V
0V to
5.5V
0V to V
CC
0V to
5.5V
40
q
C to
85
q
C
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
V
OL
I
OZ
I
IN
I
CC
I
CCT
I
OFF
Parameter
HIGH Level
Input Voltage
LOW Level
Input Voltage
HIGH Level
Output Voltage
LOW Level
Output Voltage
3-STATE Output
Off-State Current
Input Leakage
Current
Quiescent Supply
Current
Maximum I
CC
/Input
Output Leakage Current
(Power Down State)
5.5
0.0
1.35
0.5
1.50
5.0
mA
V
IN
V
OUT
3.4V
V
CC
or GND
5.5V
Other Input
5.5
4.0
40.0
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
4.5
5.5
0–5.5
4.40
3.94
0.0
0.1
0.36
4.50
Min
2.0
2.0
0.8
0.8
4.40
3.80
0.1
0.44
T
A
25
q
C
Typ
Max
T
A
40
q
C to
85
q
C
Max
2.0
20
0.8
0.8
Min
Units
V
V
V
V
V
V
V
IN
V
IN
V
OUT
V
IN
V
IN
V
IN
Conditions
V
IH
I
OH
50
P
A
or V
IL
I
OH
8 mA
V
IH
I
OL
50
P
A
or V
IL
I
OL
V
IH
or V
IL
8 mA
r
0.25
r
0.1
r
2.5
r
1.0
P
A
P
A
P
A
V
CC
or GND
5.5V or GND
V
CC
or GND
P
A
3
www.fairchildsemi.com
74VHCT574A
Noise Characteristics
Symbol
V
OLP
(Note 7)
V
OLV
(Note 7)
V
IHD
(Note 7)
V
ILD
(Note 7)
Note 7:
Parameter guaranteed by design.
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
V
CC
(V)
5.0
5.0
5.0
5.0
T
A
Typ
1.2
25
q
C
Limits
1.6
Units
V
V
V
V
C
L
C
L
C
L
C
L
Conditions
50 pF
50 pF
50 pF
50 pF
1.2
1.6
2.0
0.8
AC Electrical Characteristics
Symbol
t
PLH
t
PHL
t
PZL
t
PZH
t
PLZ
t
PHZ
t
OSLH
t
OSHL
f
MAX
C
IN
C
OUT
C
PD
Parameter
Propagation Delay
Time
3-STATE Output
Enable Time
3-STATE Output
Disable Time
Output to
Output Skew
Maximum Clock
Frequency
Input
Capacitance
Output
Capacitance
Power Dissipation
Capacitance
Note 8:
Parameter guaranteed by design. t
OSLH
|t
PLH max
t
PLH min
|; t
OSHL
|t
PHL max
t
PHL min
|
Note 9:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average
operating current can be obtained by the equation: I
CC
(opr.) C
PD
* V
CC
* f
IN
I
CC
/8 (per F/F). The total C
PD
when n pcs. of the Octal D Flip-Flop operates
can be calculated by the equation: C
PD
(total) 20
12n.
V
CC
(V)
5.0
r
0.5
5.0
r
0.5
5.0
r
0.5
5.0
r
0.5
5.0
r
0.5
90
85
Min
T
A
25
q
C
Typ
4.1
5.6
6.5
7.3
7.0
Max
9.4
10.4
10.2
11.2
11.2
1.0
140
130
4
9
25
10
T
A
40
q
C to
85
q
C
Max
10.5
11.5
11.5
12.5
12.0
1.0
80
75
10
1.0
1.0
1.0
1.0
1.0
Min
Units
ns
ns
ns
ns
MHz
pF
pF
pF
V
CC
V
CC
R
L
R
L
Conditions
C
L
C
L
1 k
:
1 k
:
C
L
C
L
C
L
15 pF
50 pF
15 pF
50 pF
50 pF
(Note 8)
C
L
C
L
Open
5.0V
15 pF
50 pF
(Note 9)
AC Operating Requirements
Symbol
t
W
(H)
t
W
(L)
t
S
t
H
Minimum Set-Up Time
Minimum Hold Time
Parameter
Minimum Pulse Width (CP)
V
CC
(V)
5.0
r
0.5
5.0
r
0.5
5.0
r
0.5
T
A
Min
6.5
2.5
2.5
25
q
C
Typ
Max
T
A
40
q
C to
85
q
C
Max
Units
Min
8.5
2.5
2.5
ns
ns
www.fairchildsemi.com
4
DigiKey得捷技术专区
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
