74VHC157 Quad 2-Input Multiplexer
November 1992
Revised April 1999
74VHC157
Quad 2-Input Multiplexer
General Description
The VHC157 is an advanced high speed CMOS Quad 2-
Channel Multiplexer fabricated with silicon gate CMOS
technology. It achieves the high speed operation similar to
equivalent Bipolar Schottky TTL while maintaining the
CMOS low power dissipation.
It consists of four 2-input digital multiplexers with common
select and enable inputs. When the ENABLE input is held
“H” level, selection of data is inhibited and all the outputs
become “L” level. The SELECT decoding determines
whether the I
0x
or I
1x
inputs get routed to their correspond-
ing outputs.
An Input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and on two supply systems such as battery back up. This
circuit prevents device destruction due to mismatched sup-
ply and input voltages.
Features
s
High Speed: t
PD
=
4.1 ns (typ) at V
CC
=
5V
s
Low power dissipation: I
CC
=
4
µA
(max.) at T
A
=
25°C
s
High noise immunity: V
NIH
=
V
NIL
=
28% V
CC
(min.)
s
Power down protection is provided on all inputs
s
Low noise: V
OLP
=
0.8V (max.)
s
Pin and function compatible with 74HC157
Ordering Code:
Order Number
74VHC157M
74VHC157SJ
74VHC157MTC
74VHC157N
Package Number
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
I
0a
–I
0d
I
1a
–I
1d
E
S
Z
a
–Z
d
Description
Source 0 Data Inputs
Source 1 Data Inputs
Enable Input
Select Input
Outputs
© 1999 Fairchild Semiconductor Corporation
DS011536.prf
www.fairchildsemi.com
74VHC157
Truth Table
Inputs
E
H
L
L
L
L
S
X
H
H
L
L
I
0
X
X
X
L
H
I
1
X
L
H
X
X
Outputs
Z
L
L
H
L
H
Functional Description
The VHC157 is a quad 2-input multiplexer. It selects four
bits of data from two sources under the control of a com-
mon Select input (S). The Enable input (E) is active-LOW.
When E is HIGH, all of the outputs (Z) are forced LOW
regardless of all other inputs. The VHC157 is the logic
implementation of a 4-pole, 2-position switch where the
position of the switch is determined by the logic levels sup-
plied to the Select input. The logic equations for the outputs
are shown below:
Z
a
=
E • (I
1a
• S
+
I
0a
• S)
Z
b
=
E • (I
1b
• S
+
I
0b
• S)
Z
c
=
E • (I
1c
• S
+
I
0c
• S)
Z
d
=
E • (I
1d
• S
+
I
0d
• S)
A common use of the VHC157 is the moving of data from
two groups of registers to four common output busses. The
particular register from which the data comes is determined
by the state of the Select input. A less obvious use is as a
function generator. The VHC157 can generate any four of
the sixteen different functions of two variables with one
variable common. This is useful for implementing gating
functions.
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74VHC157
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Voltage (V
IN
)
DC Output Voltage (V
OUT
)
Input Diode Current (I
IK
)
Output Diode Current (I
OK
)
DC Output Current (I
OUT
)
DC V
CC
/GND Current (I
CC
)
Storage Temperature (T
STG
)
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260°C
−0.5V
to
+7.0V
−0.5V
to
+7.0V
−0.5V
to V
CC
+
0.5V
−20
mA
±20
mA
±25
mA
±50
mA
−65°C
to
+150°C
Recommended Operating
Conditions
(Note 2)
Supply Voltage (V
CC
)
Input Voltage (V
IN
)
Output Voltage (V
OUT
)
Operating Temperature (T
OPR
)
Input Rise and Fall Time (t
r
, t
f
)
V
CC
=
3.3V
±
0.3V
V
CC
=
5.0V
±
0.5V
0
∼
100 ns/V
0
∼
20 ns/V
2.0V to
+5.5V
0V to
+5.5V
0V to V
CC
−40°C
to
+85°C
Note 1:
Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside databook specifica-
tions.
Note 2:
Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
Parameter
HIGH Level
Input Voltage
LOW Level
Input Voltage
HIGH Level
Output Voltage
V
CC
(V)
2.0
3.0
−
5.5
2.0
3.0
−
5.5
2.0
3.0
4.5
3.0
4.5
V
OL
LOW Level
Output Voltage
2.0
3.0
4.5
3.0
4.5
I
IN
I
CC
Input Leakage Current
Quiescent Supply Current
0
−
5.5
5.5
1.9
2.9
4.4
2.58
3.94
0.0
0.0
0.0
0.1
0.1
0.1
0.36
0.36
±0.1
4.0
2.0
3.0
4.5
T
A
=
25°C
Min
1.50
0.7 V
CC
0.50
0.3 V
CC
1.9
2.9
4.4
2.48
3.80
0.1
0.1
0.1
0.44
0.44
±1.0
40.0
V
µA
µA
I
OL
=
4 mA
I
OL
=
8 mA
V
IN
=
5.5V or GND
V
IN
=
V
CC
or GND
V
V
I
OH
= −4
mA
I
OH
= −8
mA
V
IN
=
V
IH
I
OL
=
50
µA
or V
IL
V
Typ
Max
T
A
= −40°C
to
+85°C
Min
1.50
0.7 V
CC
0.50
0.3 V
CC
Max
Units
V
V
V
IN
=
V
IH
I
OH
= −50 µA
or V
IL
Conditions
Noise Characteristics
Symbol
V
OLP
(Note 3)
V
OLV
(Note 3)
V
IHD
(Note 3)
V
ILD
(Note 3)
Parameter
Quiet Output Maximum
Dynamic V
OL
Quiet Output Minimum
Dynamic V
OL
Minimum HIGH Level
Dynamic Input Voltage
Maximum LOW Level
Dynamic Input Voltage
5.0
1.5
V
C
L
=
50 pF
5.0
3.5
V
C
L
=
50 pF
5.0
−0.3
−0.8
V
C
L
=
50 pF
V
CC
(V)
5.0
T
A
=
25°C
Typ
0.3
Limits
0.8
Units
V
C
L
=
50 pF
Conditions
Note 3:
Parameter guaranteed by design.
3
www.fairchildsemi.com
74VHC157
AC Electrical Characteristics
Symbol
t
PLH
t
PHL
Parameter
Propagation Delay
I
n
to Z
n
5.0
±
0.5
t
PLH
t
PHL
Propagation Delay
S to Z
n
5.0
±
0.5
t
PLH
t
PHL
Propagation Delay
E to Z
n
5.0
±
0.5
C
IN
C
PD
Input Capacitance
Power Dissipation
Capacitance
Note 4:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average
operating current can be obtained by the equation: I
CC
(opr.)
=
C
PD
* V
CC
* f
IN
+
I
CC
.
V
CC
(V)
3.3
±
0.3
T
A
=
25°C
Min
Typ
6.2
8.7
4.1
5.6
8.4
10.9
5.3
6.8
8.7
11.2
5.6
7.1
4
20
Max
9.7
13.2
6.4
8.4
13.2
16.7
8.1
10.1
13.6
17.1
8.6
10.6
10
T
A
= −40°C
to
+85°C
Min
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
Max
11.5
15.0
7.5
9.5
15.5
19.0
9.5
11.5
16.0
19.5
10.0
12.0
10
Units
ns
ns
ns
ns
ns
ns
pF
pF
Conditions
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
C
L
=
15 pF
C
L
=
50 pF
V
CC
=
Open
(Note 4)
3.3
±
0.3
3.3
±
0.3
www.fairchildsemi.com
4
74VHC157
Physical Dimensions
inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
Package Number M16A
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D
5
www.fairchildsemi.com
聊聊、笑笑、闹闹
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
