TS372
LOW POWER DUAL CMOS VOLTAGE COMPARATOR
s
WIDE SINGLE SUPPLY RANGE OR DUAL
SUPPLIES
3V TO 16V
OR ±1.5V TO ±8V
s
VERY LOW SUPPLY CURRENT:
0.1mA/COMP INDEPENDENT OF SUPPLY
VOLTAGE
s
EXTREMELY LOW INPUT BIAS CURRENT :
1pA typ
s
EXTREMELY LOW INPUT OFFSET
CURRENTS :
1pA typ
s
LOW INPUT OFFSET VOLTAGE
s
INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GND
N
DIP8
(Plastic Package)
s
LOW OUTPUT SATURATION VOLTAGE
150mV TYP
s
OUTPUT COMPATIBLE WITH TTL, MOS
AND CMOS
s
HIGH INPUT IMPEDANCE : 10
12
Ω
typ
s
FAST RESPONSE TIME : 200ns TYP FOR
TTL LEVEL INPUT STEP
DESCRIPTION
D
SO8
(Plastic Micropackage)
PIN CONNECTIONS
(top view)
These devices consist of two independent preci-
sion voltage comparators, designed to operate
with single or dual supplies.
These differential comparators use the STMicro-
electronics silicon lin MOS process giving them an
excellent consumption-speed ratio.
These devices are ideally suited for low consump-
tion applications.
ORDER CODE
Part Number
TS372C
TS372I
TS372M
Temperature
Range
0°C, +70°C
-40°C, +125°C
-55°C, +125°C
Package
N
•
•
•
D
•
•
•
1 - Output 1
2 - Inverting Input 1
3 - Non-inverting Input 1
4 - V
CC
-
5 - Non-inverting Input 2
6 - Inverting Input 2
7 - Output 2
8 - V
CC
+
1
2
3
4
-
+
-
+
8
7
6
5
N =
Dual in Line Package (DIP)
D =
Small Outline Package (SO) - also available in Tape & Reel (DT)
February 2002
1/5
TS372
SCHEMATIC DIAGRAM
(for 1/2 TS372)
V
CC
+
T
1
T
2
T
7
T
8
T
12
T
16
T
22
T
23
T
26
T
28
T
30
T
32
Output
R
1
T
13
T
3
T
4
T
9
T
17
T
20
T
15
T
18
T
21
T
24
T
29
T
5
T
6
T
14
T
10
T
11
T
19
T
25
T
27
T
31
T
33
T
34
V
CC
-
Input -
Input +
ABSOLUTE MAXIMUM RATINGS
Symbol
V
CC
+
V
id
V
i
V
o
I
o
I
F
Supply Voltage
1)
Differential Input Voltage
2)
Input Voltage
3)
Output Voltage
Output Current
Forward Current in ESD Protection Diodes on Input
4)
Duration of Output-Circuit to GND
5)
p
d
T
stg
T
j
1.
2.
3.
5.
6.
Parameter
Value
18
±18
18
18
20
50
Infinite
1250
710
-65 to +150
+150
Unit
V
V
V
V
mA
mA
Power Dissipation
6)
Storage Temperature Range
Junction Temperature
DIP8
SO8
mW
°C
°C
All voltage values, except differential voltage, are with respect to network ground terminal.
Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
The magnitude of the input and the output voltages must never exceed the magnitude of the possitive supply voltage.
Short circuit from outputs to Vcc+ can cause excessive heating and eventual destruction.
Pd is calculated with T
amb
= +25°C, T
j
= +150°C and R
thja
= 100°C/W for DIP8 package
= 175°C/W for SO8 package
4. Guaranteed by design.
OPERATING CONDITIONS
Symbol
V
CC
+
V
icm
T
oper
Supply Voltage
Common Mode Input Voltage Range
Operating Free-Air Temperature range
TS372C
TS372I
TS372M
Parameter
Value
3 to 16
0 to V
CC
+
-1.5
0 to +70
-40 to +125
-55 to +125
Unit
V
V
°C
2/5
TS372
ELECTRICAL CHARACTERISTICS
V
CC+
= 5V, V
CC-
= 0V, T
amb
= 25°C (unless otherwise specified)
Symbol
V
io
Parameter
Input Offset Voltage (V
ic
= V
icm min.
)
1)
T
amb
= 25°C
T
min
.
≤
T
amb
≤
T
max.
Input Offset Current
2)
T
amb
= 25°C
T
min
.
≤
T
amb
≤
T
max.
Input Offset Current - see note 2
T
amb
= 25°C
T
min
.
≤
T
amb
≤
T
max.
Min.
Typ.
2
Max.
10
12
Unit
mV
I
io
1
TS372C
TS372I/TS372M
1
TS372C
TS372I/TS372M
0
0
0
0.1
1
100
6
45
150
375
400
700
150
300
V
CC
+
-2
V
CC
+
-2.25
100
200
pA
I
ib
pA
V
icm
Input Common Mode Voltage Range
T
amb
= 25°C
TS372C
T
min
.
≤
T
amb
≤
T
max.
TS372I/TS372M
High Level Output Current (V
id
= 1V)
T
amb
= 25°C
V
OH
= 5V
V
OH
= 15V
T
min
.
≤
T
amb
≤
T
max.
Low Level Output Voltage (V
id
= -1, I
OL
= 4mA)
T
amb
= 25°C
T
min
.
≤
T
amb
≤
T
max.
Low Level Output Current (V
id
= -1, V
OL
= 1.5V)
Supply Current (each comparator) (V
id
= 1V, no load)
V
V
CC
+
-2.5
nA
µA
mV
mA
µA
I
OH
V
OL
I
OL
I
CC
1.
2.
The specified offset voltage is the maximun value required to drive the output down to 400mV ir yo ti 4V with R
L
= 100kΩ to V
cc
+
Maximum values including unavoidable inaccuracies of the industrial test.
SWITCHING CHARACTERISTICS
(V
CC+
= 5V, T
amb
= 25°C)
Symbol
t
re
1.
Parameter
Response Time (R
L
= 5.1kΩ connected to 5V, C
L
= 15pF
1)
100mV input step with 5mV overdrive
TTL level input step
Min.
Typ.
600
200
Max.
Unit
ns
The response time which is specified is the internal between the input signal and the instant when the output signal crosses 1.4V.
3/5
TS372
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC DIP
Millimeters
Dimensions
Min.
A
a1
B
b
b1
D
E
e
e3
e4
F
i
L
Z
0.51
1.15
0.356
0.204
7.95
2.54
7.62
7.62
6.6
5.08
3.81
1.52
Typ.
3.32
1.65
0.55
0.304
10.92
9.75
0.020
0.045
0.014
0.008
0.313
Max.
Min.
Inches
Typ.
0.131
0.065
0.022
0.012
0.430
0.384
0.100
0.300
0.300
0260
0.200
0.150
0.060
Max.
3.18
0.125
4/5
TS372
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC MICROPACKAGE (SO)
L
C
a3
c1
a2
A
s
e3
E
D
M
8
5
F
1
4
Millimeters
Dimensions
Min.
A
a1
a2
a3
b
b1
C
c1
D
E
e
e3
F
L
M
S
0.1
0.65
0.35
0.19
0.25
4.8
5.8
1.27
3.81
3.8
0.4
4.0
1.27
0.6
8° (max.)
0.150
0.016
Typ.
Max.
1.75
0.25
1.65
0.85
0.48
0.25
0.5
45° (typ.)
5.0
6.2
0.189
0.228
Min.
0.004
0.026
0.014
0.007
0.010
a1
b
Inches
Typ.
Max.
0.069
0.010
0.065
0.033
0.019
0.010
0.020
0.197
0.244
0.050
0.150
0.157
0.050
0.024
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
© http://www.st.com
b1
5/5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
