D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
74ACT1284 IEEE 1284 Transceiver
June 1996
Revised November 2000
74ACT1284
IEEE 1284 Transceiver
General Description
The 74ACT1284 contains four non-inverting bidirectional
buffers and three non-inverting buffers with open Drain out-
puts and high drive capability on the B Ports. It is intended
to provide a standard signaling method for a bi-direction
parallel peripheral in an Extended Capabilities Port mode
(ECP).
The HD (active HIGH) input pin enables the B Ports to
switch from open Drain to a high drive totem pole output,
capable of sourcing 14 mA on all seven buffers. The DIR
input determines the direction of data flow on the bidirec-
tional buffers. DIR (active HIGH) enables data flow from
A Ports to B Ports. DIR (active LOW) enables data flow
from B Ports to A Ports.
Features
s
TTL-compatible inputs
s
A Ports have standard 4 mA totem pole outputs
s
Typical input hysteresis of 0.5V
s
B Port high drive source/sink capability of 14 mA
s
Bidirectional non-inverting buffers
s
Supports IEEE P1284 Level 1 and Level 2 signaling
standards for bidirectional parallel communications
between personal computers and printing peripherals
s
B Port outputs in High Impedance mode during power
down
s
Guaranteed 4000V minimum ESD protection
Ordering Code:
Order Number
74ACT1284SC
74ACT1284MSA
74ACT1284MTC
Package Number
M20B
MSA20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names
HD
DIR
A
1
- A
4
B
1
- B
4
A
5
- A
7
B
5
- B
7
Description
High Drive Enable input (Active HIGH)
Direction Control Input
Side A Inputs or Outputs
Side B Inputs or Outputs
Side A Inputs
Side B Outputs
FACT is a trademark of Fairchild Semiconductor Corporation.
© 2000 Fairchild Semiconductor Corporation
DS011683
www.fairchildsemi.com
74ACT1284
Truth Table
Inputs
DIR
L
L
H
H
Note 1:
B
5
- B
7
Open Drain Outputs
Note 2:
B
1
- B
7
Open Drain Outputs
HD
L
H
L
H
Outputs
B
1
- B
4
Data to A
1
- A
4
, and
A
5
- A
7
Data to B
5
- B
7
(Note 1)
B
1
- B
4
Data to A
1
- A
4
, and
A
5
- A
7
Data to B
5
- B
7
A
1
- A
7
Data to B
1
- B
7
(Note 2)
A
1
- A
7
Data to B
1
- B
7
Logic Diagram
www.fairchildsemi.com
2
74ACT1284
Absolute Maximum Ratings
(Note 3)
(Note 4)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
= −
0.5V
V
I
=
V
CC
+
0.5V
DC Input Voltage (V
I
) A Side
DC Input Voltage (V
I
) B Side
DC Output Diode Current (I
OK
)
V
O
= −
0.5V
V
O
=
V
CC
+
0.5V
DC Output Voltage (V
O
) A Side
DC Output Voltage (V
O
) B Side
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Recommended Operating
Conditions
Supply Voltage (V
CC
)
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
4.7V to 5.5V
0V to V
CC
0V to V
CC
−
0.5V to
+
7.0V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
−
2V to
+
7V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
−
2V to
+
7V
±
50 mA
±
50 mA
−
65
°
C to
+
150
°
C
−
40
°
C to
+
85
°
C
Note 3:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT circuits outside databook specifications.
Note 4:
Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum HIGH Level
Input Voltage
Maximum LOW Level
Input Voltage
Minimum HIGH Level
Output Voltage
4.7
V
CC
(V)
4.7
5.5
4.7
5.5
T
A
= +25°C
2.0
2.0
0.8
0.8
4.5
3.7
2.4
V
OL
Maximum LOW Level
Output Voltage
4.7
0.2
0.4
Guaranteed Limits
T
A
=
0°C to
+70°C
T
A
= −40°C
to
+85°C
2.0
2.0
0.8
0.8
4.5
3.7
2.4
0.2
0.4
2.0
2.0
0.8
0.8
4.5
3.7
2.4
0.2
0.4
V
V
Units
Conditions
Recognized
High Signal
Recognized
Low Signal
I
OUT
= −50 µA
(An)
V
IN
=
V
IL
or V
IH
(Note 5)
I
OH
= −4
mA (A
n
)
I
OH
= −14
mA (B
n
)
I
OUT
=
50
µA
(An)
V
IN
=
V
IL
or V
IH
(Note 5)
I
OH
=
4 mA (A
n
)
I
OH
=
14 mA (B
n
)
I
IN
I
CCT
I
CC
I
OZ
I
OFF
∆
VT
R
D
Maximum Input
Leakage Current
Maximum I
CC
/Input
Maximum Quiescent
Supply Current
Maximum Output
Leakage Current
Maximum B-Side Power Down
Leakage Current
Input Hysteresis
Maximum Output Impedance
Minimum Output Impedance
5.5
5.5
5.5
5.5
0.0
5.0
5.0
5.0
400
±20
100
0.4
22
8
±0.1
1.5
400
±20
100
0.4
22
8
±1.0
1.5
500
±20
100
0.35
24
6
µA
mA
µA
µA
µA
V
Ω
Ω
V
I
=
V
CC
, GND
(DIR, A5, A6, A7, HD)
V
I
=
V
CC
−
2.1V
V
IN
=
V
CC
or GND
V
O
=
V
CC
, GND
V
OUT
=
5.25V
V
T
+ −
V
T
−
B
n
(Note 6)
B
n
(Note 6)
V
V
Note 5:
All outputs loaded; thresholds on input associated with output under test.
Note 6:
This parameter is guaranteed but not tested, characterized only: RD is the measure of the B-Side output impedance with the output in the HIGH
state.
3
www.fairchildsemi.com
74ACT1284
AC Electrical Characteristics
T
A
= +25°C
Symbol
Parameter
V
CC
=
4.7V
−
5.5V
Min
t
PHL
t
PLH
t
PHL
t
PLH
t
pEnable
t
pDisable
t
SKEW
t
PLH
t
PHL
t
r
, t
f
t
RISE
and t
FALL
B
1
- B
7
(Note 7)
Note 7:
Open Drain
Note 8:
This parameter is guaranteed but not tested, characterized only.
Note:
Pulse Generator for all pulses; Rate
≤
1.0 MHz; A
O
≤
50Ω; t
f
≤
2.5 ns, t
r
≤
2.5 ns.
T
A
=
0°C to
+70°C
V
CC
=
4.7V
−
5.5V
Min
2.0
2.0
2.0
2.0
2.0
2.0
Max
20.0
20.0
20.0
20.0
20.0
20.0
T
A
= −40°C
to
+85°C
V
CC
=
4.7V
−
5.5V
Min
2.0
2.0
2.0
2.0
2.0
2.0
Max
24.0
24.0
24.0
24.0
24.0
24.0
ns
ns
ns
ns
ns
ns
Figure 1
Figure 2
Figure 3
Figure 3
Figure 2
Figure 2
Units
Figure
Number
Max
20.0
20.0
20.0
20.0
20.0
20.0
A
1
- A
7
to B
1
- B
7
A
1
- A
7
to B
1
- B
7
B
1
- B
4
to A
1
- A
4
B
1
- B
4
to A
1
- A
4
Output Enable Time
HD to B
1
- B
7
Output Disable Time
HD to B
1
- B
7
Output Slew Rate
B
1
- B
7
2.0
2.0
2.0
2.0
2.0
2.0
0.05
0.40
0.05
0.40
0.05
0.40
V/ns
Figures
1, 2
Figure 4
(Note 8)
120
120
120
ns
Capacitance
Symbol
C
IN
C
I/O
Parameter
Input Capacitance
I/O Pin Capacitance
Typ
4.0
12.0
Units
pF
pF
V
CC
=
5.0V
Conditions
V
CC
=
OPEN (HD, DIR A
5
- A
7
)
www.fairchildsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
