LTC2208-14
14-Bit, 130Msps ADC
FEATURES
■
■
■
■
■
■
■
■
■
■
■
■
■
DESCRIPTIO
■
Sample Rate: 130Msps
77.1dBFS Noise Floor
98dB SFDR
SFDR >81dB at 250MHz (1.5V
P-P
Input Range)
PGA Front End (2.25V
P-P
or 1.5V
P-P
Input Range)
700MHz Full Power Bandwidth S/H
Optional Internal Dither
Optional Data Output Randomizer
LVDS or CMOS Outputs
Single 3.3V Supply
Power Dissipation: 1.32W
Clock Duty Cycle Stabilizer
Pin Compatible 16-Bit Version
130Msps: LTC2208 (16-Bit)
64-Pin (9mm
×
9mm) QFN Package
The LTC
®
2208-14 is a 130Msps, sampling 14-bit A/D
converter designed for digitizing high frequency, wide
dynamic range signals with input frequencies up to
700MHz. The input range of the ADC can be optimized
with the PGA front end.
The LTC2208-14 is perfect for demanding communications
applications, with AC performance that includes 77.1dBFS
Noise Floor and 98dB spurious free dynamic range (SFDR).
Ultralow jitter of 70fs
RMS
allows undersampling of high
input frequencies with excellent noise performance.
Maximum DC specs include ±1.5LSB INL, ±0.5LSB DNL
(no missing codes).
The digital output can be either differential LVDS or
single-ended CMOS. There are two format options for the
CMOS outputs: a single bus running at the full data rate or
demultiplexed buses running at half data rate. A separate
output power supply allows the CMOS output swing to
range from 0.5V to 3.6V.
The ENC
+
and ENC
–
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed with a wide range of
clock duty cycles.
APPLICATIO S
■
■
■
■
■
■
Telecommunications
Receivers
Cellular Base Stations
Spectrum Analysis
Imaging Systems
ATE
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
TYPICAL APPLICATIO
3.3V
V
CM
2.2µF
1.25V
COMMON MODE
BIAS VOLTAGE
SENSE
INTERNAL ADC
REFERENCE
GENERATOR
OV
DD
0.5V TO 3.6V
0.1µF
OF
CLKOUT
D13
•
•
•
D0
OGND
CLOCK/DUTY
CYCLE
CONTROL
V
DD
GND
ENC
+
AIN
+
ANALOG
INPUT
AIN
–
S/H
AMP
–
CORRECTION
LOGIC AND
SHIFT REGISTER
OUTPUT
DRIVERS
CMOS
OR
LVDS
AMPLITUDE (dBFS)
+
14-BIT
PIPELINED
ADC CORE
0.1µF
0.1µF
0.1µF
220814 TA01
ENC
–
PGA
SHDN
DITH
MODE
LVDS
RAND
ADC CONTROL INPUTS
220814f
U
32k Point FFT, f
IN
= 15.11MHz,
–1dB, PGA = 0, RAND “On”,
Dither “OFF”
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
3.3V
–100
–110
–120
0
10
40
30
20
50
FREQUENCY (MHz)
60
220814 G05
U
U
1
LTC2208-14
ABSOLUTE
AXI U RATI GS
PACKAGE/ORDER I FOR ATIO
TOP VIEW
64 PGA
63 RAND
62 MODE
61 LVDS
60 OF
+
/0FA
59 OF
–
/DA13
58 D13
+
/DA12
57 D13
–
/DA11
56 D12
+
/DA10
55 D12
–
/DA9
54 D11
+
/DA8
53 D11
–
/DA7
52 D10
+
/DA6
51 D10
–
/DA5
50 OGND
49 OV
DD
OV
DD
= V
DD
(Notes 1 and 2)
Supply Voltage (V
DD
) ................................... –0.3V to 4V
Digital Output Ground Voltage (OGND)........ –0.3V to 1V
Analog Input Voltage (Note 3) ..... –0.3V to (V
DD
+ 0.3V)
Digital Input Voltage .................... –0.3V to (V
DD
+ 0.3V)
Digital Output Voltage ................–0.3V to (OV
DD
+ 0.3V)
Power Dissipation............................................ 2000mW
Operating Temperature Range
LTC2208C-14 ........................................... 0°C to 70°C
LTC2208I-14 ........................................–40°C to 85°C
Storage Temperature Range ..................–65°C to 150°C
Digital Output Supply Voltage (OV
DD
) .......... –0.3V to 4V
SENSE 1
GND 2
V
CM
3
GND 4
V
DD
5
V
DD
6
GND 7
A
IN+
8
A
IN–
9
GND 10
GND 11
ENC
+
12
ENC
–
13
GND 14
V
DD
15
V
DD
16
65
48 D9
+
/DA4
47 D9
–
/DA3
46 D8
+
/DA2
45 D8
–
/DA1
44 D7
+
/DA0
43 D7
–
/DNC
42 D6
+
/DNC
41 D6
–
/CLKOUTA
40 CLKOUT
+
/CLKOUTB
39 CLKOUT
–
/OFB
38 D5
+
/DB13
_
37 D5 /DB12
36 D4
+
/DB11
35 D4
–
/DB10
34 D3
+
/DB9
33 D3
–
/DB8
EXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB BOARD
T
JMAX
= 125°C,
θ
JA
= 20°C/W
ORDER PART
NUMBER
LTC2208CUP-14
LTC2208IUP-14
Order Options
Tape and Reel: Add #TR
Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking:
http://www.linear.com/leadfree/
Consult LTC Marketing for parts specified with wider operating temperature ranges.
*The temperature grade is identified by a label on the shipping container.
CO VERTER CHARACTERISTICS
PARAMETER
Integral Linearity Error
Differential Linearity Error
Offset Error
Offset Drift
Gain Error
Full-Scale Drift
Transition Noise
The
●
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
Differential Analog Input (Note 5)
Differential Analog Input
(Note 6)
External Reference
Internal Reference
External Reference
External Reference
●
●
●
●
V
DD
17
GND 18
SHDN 19
DITH 20
NC 21
NC 22
DNC/DB0 23
DNC/DB1 24
D0
–
/DB2 25
D0
+
/DB3 26
D1
–
/DB4 27
D1
+
/DB5 28
D2
–
/DB6 29
D2
+
/DB7 30
OGND 31
OV
DD
32
UP PACKAGE
64-LEAD (9mm
×
9mm) PLASTIC QFN
UP PART
MARKING*
LTC2208UP-14
LTC2208UP-14
MIN
TYP
±1
±0.2
±2
±10
±0.2
±30
±15
0.8
MAX
±1.5
±0.5
±10.8
±2.3
UNITS
LSB
LSB
mV
μV/
°C
%FS
ppm/°C
ppm/°C
LSB
RMS
220814f
2
U
W
U
U
W W
W
U
LTC2208-14
A ALOG I PUT
SYMBOL
V
IN
V
IN, CM
I
IN
I
SENSE
I
MODE
I
LVDS
C
IN
t
AP
t
JITTER
CMRR
BW-3dB
The
●
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 4)
PARAMETER
Analog Input Range (A
IN+
–
A
IN–
)
Analog Input Common Mode
Analog Input Leakage Current
SENSE Input Leakage Current
MODE Pin Pull-Down Current to GND
LVDS Pin Pull-Down Current to GND
Analog Input Capacitance
Sample-and-Hold
Acquisition Delay Time
Sample-and-Hold
Acquisition Delay Time Jitter
Analog Input
Common Mode Rejection Ratio
Full Power Bandwidth
CONDITIONS
3.135V ≤ V
DD
≤ 3.465V
Differential Input (Note 7)
0V ≤ A
IN+
,
A
IN–
≤ V
DD
0V ≤ SENSE ≤ V
DD
●
●
●
DY A IC ACCURACY
SYMBOL
SNR
PARAMETER
Signal-to-Noise Ratio
The
●
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS. (Note 4)
CONDITIONS
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
30MHz Input (2.25V Range, PGA = 0) T
A
= 25°C
30MHz Input (2.25V Range, PGA = 0)
30MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1) T
A
= 25°C
140MHz Input (1.5V Range, PGA = 1)
250MHz Input (2.25V Range, PGA = 0)
250MHz Input (1.5V Range, PGA =1 )
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
30MHz Input (2.25V Range, PGA = 0)
30MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
250MHz Input (2.25V Range, PGA = 0)
250MHz Input (1.5V Range, PGA = 1)
MIN
TYP
77.1
74.9
77.0
77.0
74.9
76.9
74.8
76.4
74.6
74.6
75.0
73.6
98
98
96
98
90
93
85
95
76
81
MAX
UNITS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
SFDR
Spurious Free
Dynamic Range
2
nd
or 3
rd
Harmonic
U
W U
U
MIN
1
–1
–3
TYP
1.5 or 2.25
1.25
MAX
1.5
1
3
UNITS
V
P-P
V
µA
µA
µA
µA
pF
pF
ns
fs RMS
dB
MHz
Sample Mode ENC
+
< ENC
–
Hold Mode ENC
+
> ENC
–
10
10
6.5
1.8
1.0
70
1V < (A
IN+
= A
IN–
) <1.5V
R
S
< 25Ω
80
700
●
75.7
75.4
●
73.5
73.3
●
84
●
81.5
220814f
3
LTC2208-14
DY A IC ACCURACY
SYMBOL
SFDR
PARAMETER
Spurious Free
Dynamic Range
4
th
Harmonic
or Higher
The
●
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS unless otherwise noted. (Note 4)
CONDITIONS
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
30MHz Input (2.25V Range, PGA = 0)
30MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
250MHz Input (2.25V Range, PGA = 0)
250MHz Input (1.5V Range, PGA = 1)
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
30MHz Input (2.25V Range, PGA = 0) T
A
= 25°C
30MHz Input (2.25V Range, PGA = 0)
30MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1) T
A
= 25°C
140MHz Input (1.5V Range, PGA = 1)
250MHz Input (2.25V Range, PGA = 0)
250MHz Input (1.5V Range, PGA = 1)
SFDR
Spurious Free Dynamic Range
at –25dBFS
Dither “OFF”
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
30MHz Input (2.25V Range, PGA = 0)
30MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
250MHz Input (2.25V Range, PGA = 0)
250MHz Input (1.5V Range, PGA = 1)
SFDR
Spurious Free Dynamic Range
at –25dBFS
Dither “ON”
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
30MHz Input (2.25V Range, PGA = 0)
30MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
250MHz Input (2.25V Range, PGA = 0)
250MHz Input (1.5V Range, PGA = 1)
MIN
TYP
100
100
100
100
100
100
95
95
90
90
77.0
74.8
76.9
76.9
74.7
76.6
74.6
76.3
74.5
74.5
73.6
72.9
105
105
105
105
105
105
100
100
100
100
115
115
110
110
110
110
107
107
105
105
MAX
UNITS
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
S/(N+D)
4
W U
●
87
●
85
Signal-to-Noise
Plus Distortion Ratio
●
75.4
75.1
●
73.4
73.0
●
95
220814f
LTC2208-14
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
PARAMETER
V
CM
Output Voltage
V
CM
Output Tempco
V
CM
Line Regulation
V
CM
Output Resistance
CONDITIONS
I
OUT
= 0
I
OUT
= 0
3.135V ≤ V
DD
≤ 3.465V
| I
OUT
| ≤ 1mA
COMMON MODE BIAS CHARACTERISTICS
The
●
denotes the specifications which apply over the
MIN
1.15
TYP
1.25
40
1
2
MAX
1.35
UNITS
V
ppm/°C
mV/ V
Ω
DIGITAL I PUTS A D DIGITAL OUTPUTS
SYMBOL
PARAMETER
ENCODE INPUTS (ENC
+
, ENC
–
)
Differential Input Voltage
V
ID
V
ICM
Common Mode Input Voltage
R
IN
Input Resistance
C
IN
Input Capacitance
LOGIC INPUTS (DITH, PGA, SHDN, RAND)
V
IH
High Level Input Voltage
V
IL
Low Level Input Voltage
I
IN
Digital Input Current
C
IN
Digital Input Capacitance
LOGIC OUTPUTS (CMOS MODE)
OV
DD
= 3.3V
V
OH
High Level Output Voltage
V
OL
I
SOURCE
I
SINK
OV
DD
= 2.5V
V
OH
V
OL
OV
DD
= 1.8V
V
OH
V
OL
Low Level Output Voltage
Output Source Current
Output Sink Current
High Level Output Voltage
Low Level Output Voltage
High Level Output Voltage
CONDITIONS
(Note 7)
Internally Set
Externally Set (Note 7)
(See Figure 2)
(Note 7)
V
DD
= 3.3V
V
DD
= 3.3V
V
IN
= 0V to V
DD
(Note 7)
The
●
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
MIN
●
Low Level Output Voltage
LOGIC OUTPUTS (LVDS MODE)
STANDARD LVDS
V
OD
Differential Output Voltage
V
OS
Output Common Mode Voltage
LOW POWER LVDS
V
OD
Differential Ouptut Voltage
V
OS
Output Common Mode Voltage
U
U
TYP
MAX
UNITS
V
V
V
k
Ω
pF
V
V
µA
pF
0.2
1.6
1.2
6
3
3.0
●
●
●
2
0.8
±10
1.5
V
DD
= 3.3V
V
DD
= 3.3V
V
OUT
= 0V
V
OUT
= 3.3V
V
DD
= 3.3V
V
DD
= 3.3V
V
DD
= 3.3V
V
DD
= 3.3V
I
O
= –10µA
I
O
= –200µA
●
I
O
= 160µA
I
O
= 1.6mA
●
3.1
3.299
3.29
0.01
0.10
–50
50
2.49
0.1
1.79
0.1
0.4
V
V
V
V
mA
mA
V
V
V
V
I
O
= –200µA
I
O
= 1.60mA
I
O
= –200µA
I
O
= 1.60mA
100Ω Differential Load
100Ω Differential Load
100Ω Differential Load
100Ω Differential Load
●
●
●
●
247
1.125
125
1.125
350
1.2
175
1.2
454
1.375
250
1.375
mV
V
mV
V
220814f
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
