电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74SSTU32865BKG8

产品描述CABGA-160, Reel
产品类别逻辑    逻辑   
文件大小390KB,共16页
制造商IDT (Integrated Device Technology)
标准
下载文档 详细参数 选型对比 全文预览

74SSTU32865BKG8在线购买

供应商 器件名称 价格 最低购买 库存  
74SSTU32865BKG8 - - 点击查看 点击购买

74SSTU32865BKG8概述

CABGA-160, Reel

74SSTU32865BKG8规格参数

参数名称属性值
Brand NameIntegrated Device Technology
是否无铅不含铅
是否Rohs认证符合
厂商名称IDT (Integrated Device Technology)
零件包装代码CABGA
包装说明LFBGA, BGA160,12X18,25
针数160
制造商包装代码BKG160
Reach Compliance Codeunknown
ECCN代码EAR99
系列SSTU
JESD-30 代码R-PBGA-B160
JESD-609代码e1
长度13 mm
逻辑集成电路类型D FLIP-FLOP
湿度敏感等级3
位数28
功能数量1
端子数量160
最高工作温度70 °C
最低工作温度
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码LFBGA
封装等效代码BGA160,12X18,25
封装形状RECTANGULAR
封装形式GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度)260
电源1.8 V
传播延迟(tpd)2.15 ns
认证状态Not Qualified
座面最大高度1.3 mm
最大供电电压 (Vsup)1.9 V
最小供电电压 (Vsup)1.7 V
标称供电电压 (Vsup)1.8 V
表面贴装YES
温度等级COMMERCIAL
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
端子形式BALL
端子节距0.65 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间30
触发器类型POSITIVE EDGE
宽度9 mm
最小 fmax270 MHz
Base Number Matches1

文档预览

下载PDF文档
IDT74SSTU32865
28-BIT 1:2 REGISTERED BUFFER WITH PARITY
COMMERCIAL TEMPERATURE RANGE
28-BIT 1:2 REGISTERED
BUFFER WITH PARITY
IDT74SSTU32865
FEATURES:
1.8V Operation
SSTL_18 style clock and data inputs
Differential CLK input
Control inputs compatible with LVCMOS levels
Flow-through architecture for optimum PCB design
Latch-up performance exceeds 100mA
ESD >2000V per MIL-STD-883, Method 3015; >200V using
machine model (C = 200pF, R = 0)
• Available in 160-pin CTBGA package
APPLICATIONS:
• Along with CSPU877/A/D DDR2 PLL, provides complete solution
for DDR2 DIMMs
• Optimized for DDR2-400/533 (PC2-3200/4300) JEDEC Raw Card D
The SSTU32865 is a 28-bit 1:2 configurable registered buffer designed
for 1.7V to 1.9V V
DD
operation. All clock and data inputs are compatible with
the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2
DIMM load.
The SSTU32865 operates from a differential clock (CLK and
CLK).
Data
are registered at the crossing of CLK going high and
CLK
going low.
This device supports low-power standby operation. When the reset input
(RESET) is low, the differential input receivers are disabled, and undriven
(floating) data, clock, and reference voltage (V
REF
) inputs are allowed. In
addition, when
RESET
is low all registers are reset, and all outputs are
forced low. The LVCMOS
RESET
and Cx inputs must always be held at
a valid logic high or low level.
To ensure defined outputs from the register before a stable clock has
been supplied,
RESET
must be held in the low state during power up.
In the DDR2 DIMM application,
RESET
is specified to be completely
asynchronous with respect to CLK and
CLK.
Therefore, no timing
relationship can be guaranteed between the two. When entering reset, the
register will be cleared and the outputs will be driven low quickly, relative
to the time to disable the differential input receivers. However, when coming
out of a reset, the register will become active quickly, relative to the time to
enable the differential input receivers. As long as the data inputs are low,
and the clock is stable during the time from the low-to-high transition of
RESET
until the input receivers are fully enabled, the design of the
SSTU32865 must ensure that the outputs will remain low, thus ensuring no
glitches on the outputs.
The device monitors both
DCS0
and
DCS1
inputs and will gate the Qn
outputs from changing states when both
DCS0
and
DCS1
are high. If either
DCS0
and
DCS1
input is low, the Qn outputs will function normally. The
RESET
input has priority over the
DCS0
and
DCS1
control and will force
the Qn outputs low and the
PYTERR
output high. If the DCS-control
functionality is not desired, then the CSGateEnable input can be hard-wired
to ground, in which case the set-up time requirement for DCS would be the
same as for the other D data inputs.
The SSTU32865 includes a parity checking function. The SSTU32865
accepts a parity bit from the memory controller at its input pin PARIN,
compares it with the data received on the D-inputs, and indicates whether
a parity error has occured on its open-drain
PYTERR
pin (active low).
DESCRIPTION:
COMMERCIAL TEMPERATURE RANGE
1
c
2005 Integrated Device Technology, Inc.
APRIL 2005
DSC-6493/14

74SSTU32865BKG8相似产品对比

74SSTU32865BKG8 74SSTU32865BKG
描述 CABGA-160, Reel CABGA-160, Tray
Brand Name Integrated Device Technology Integrated Device Technology
是否无铅 不含铅 不含铅
是否Rohs认证 符合 符合
厂商名称 IDT (Integrated Device Technology) IDT (Integrated Device Technology)
零件包装代码 CABGA CABGA
包装说明 LFBGA, BGA160,12X18,25 BGA, BGA160,12X18,25
针数 160 160
制造商包装代码 BKG160 BKG160
Reach Compliance Code unknown unknown
ECCN代码 EAR99 EAR99
系列 SSTU SSTU
JESD-30 代码 R-PBGA-B160 R-PBGA-B160
JESD-609代码 e1 e1
长度 13 mm 13 mm
逻辑集成电路类型 D FLIP-FLOP D FLIP-FLOP
湿度敏感等级 3 3
位数 28 28
功能数量 1 1
端子数量 160 160
最高工作温度 70 °C 70 °C
输出极性 TRUE TRUE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LFBGA BGA
封装等效代码 BGA160,12X18,25 BGA160,12X18,25
封装形状 RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY
峰值回流温度(摄氏度) 260 260
电源 1.8 V 1.8 V
传播延迟(tpd) 2.15 ns 2.15 ns
认证状态 Not Qualified Not Qualified
座面最大高度 1.3 mm 1.3 mm
最大供电电压 (Vsup) 1.9 V 1.9 V
最小供电电压 (Vsup) 1.7 V 1.7 V
标称供电电压 (Vsup) 1.8 V 1.8 V
表面贴装 YES YES
温度等级 COMMERCIAL COMMERCIAL
端子面层 Tin/Silver/Copper (Sn/Ag/Cu) Tin/Silver/Copper (Sn/Ag/Cu)
端子形式 BALL BALL
端子节距 0.65 mm 0.65 mm
端子位置 BOTTOM BOTTOM
处于峰值回流温度下的最长时间 30 30
触发器类型 POSITIVE EDGE POSITIVE EDGE
宽度 9 mm 9 mm
最小 fmax 270 MHz 270 MHz
谁能给比较一下各种材料运放的特性
我最近在设计一款小型的数字采集仪,其中就有常用的0-10V电压测量,0-20mA电流测量。过去的时候一直使用这样的电路 492604 使用了有些年了,其中主要是4-20mA电流信号,这个电路工作的比 ......
bigbat 模拟电子
Verilog HDL---设计可综合的状态机的指导原则
1.设计可综合的状态机的指导原则: (1)采用独热码状态机(即每个状态只有一个寄存器置位的状态机)。 (2)建议采用case,casex或casez语句来建立状态机的模型,因为这样语句表达清晰, ......
捍卫真理 FPGA/CPLD
【瑞萨R7F0之等灯等灯】4、pwm与定时器寄存器详解
本帖最后由 johnrey 于 2014-8-25 10:48 编辑 等灯等灯,就是各种调光模式的展示,比如预设、手动、自动调光等等,因此少不了和pwm打交道。pwm只在最近的STC上临时玩过一次,并无太多深入, ......
johnrey 瑞萨MCU/MPU
请问SQLite的问题
想使用SQLite3,从网上下了SQLite 3.5.2,可是在EVC4.0下总是编译通不过 编译的时候我去掉了tclsqlite.c, shell.c和icu.c三个文件,但是编译的时候还是出错。 哪位高手能够详细的解答一下 ......
sanny777 嵌入式系统
Understanding MIMO Antennas: Part I
The use of multiple transmit and receive antennas is defined as MIMO, or multiple-input-multiple-output. This technology has garnered a fair amount of attention of late. As wireles ......
JasonYoo 无线连接
STM32实例-LCD1602电路
1602 液晶,从它的名字我们就可以看出它的显示容量,就是可以显示 2 行,每行 16 个字符的液晶,电路图如下所示。541735 LCD1602它的任务电压是 4.5V~5.5V,关于这点我们设计电路的时分, ......
可乐zzZ stm32/stm8

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2296  2786  232  765  333  28  56  54  52  15 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved