HIGH-SPEED
16K x 16 DUAL-PORT
STATIC RAM WITH INTERRUPT
Features
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 15/20/25/35/55ns (max.)
– Industrial 20/25/35/55ns (max.)
Low-power operation
– IDT70261S
Active: 750mW (typ.)
Standby: 5mW (typ.)
– IDT70261L
Active: 750mW (typ.)
Standby: 1mW (typ.)
Separate upper-byte and lower-byte control for multiplexed
bus compatibility
IDT70261S/L
x
x
x
x
x
x
x
x
x
x
x
x
x
IDT70261 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = H for
BUSY
output flag on Master,
M/S = L for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 5V (±10%) power supply
Available in 100-pin Thin Quad Flatpack
Industrial temperature range (-40
O
C to +85
O
C) is available
for selected speeds
Functional Block Diagram
R/W
L
UB
L
R/W
R
UB
R
LB
L
CE
L
OE
L
LB
R
CE
R
OE
R
I/O
8L
-I/O
15L
I/O
0L
-I/O
7L
BUSY
L
(1,2)
I/O
Control
I/O
Control
I/O
8R
-I/O
15R
I/O
0R
-I/O
7R
BUSY
R(1,2)
A
13L
A
0L
Address
Decoder
14
MEMORY
ARRAY
14
Address
Decoder
A
13R
A
0R
CE
L
OE
L
R/
W
L
SEM
L
INT
L (2)
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
and
INT
outputs are non-tri-stated push-pull.
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/
W
R
SEM
R
INT
R(2)
3039 drw 01
M/
S
FEBRUARY 2000
1
©2000 Integrated Device Technology, Inc.
DSC 3039/8
IDT70261S/L
High-Speed 16K x 16 Dual-Port Static RAM with Interrupt
Industrial and Commercial Temperature Ranges
Description
The IDT70261 is a high-speed 16K x 16 Dual-Port Static RAM. The
IDT70261 is designed to be used as a stand-alone Dual-Port RAM or as
a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word
systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-
bit or wider memory system applications results in full-speed, error-free
operation without the need for additional discrete logic.
This device provides two independent ports with separate control,
address, and I/O pins that permit independent, asynchronous access for
reads or writes to any location in memory. An automatic power down
feature controlled by
CE
permits the on-chip circuitry of each port to enter
a very low standby power mode.
Fabricated using IDT’s CMOS high-performance technology, these
devices typically operate on only 750mW of power.
The IDT70261 is packaged in a 100-pin TQFP.
V
CC
R/
W
L
I/O
9L
I/O
8L
I/O
7L
I/O
6L
I/O
5L
I/O
4L
I/O
3L
I/O
2L
GND
I/O
1L
I/O
0L
SEM
L
CE
L
UB
L
LB
L
N/C
N/C
N/C
N/C
I/O
10L
I/O
11L
I/O
12L
I/O
13L
GND
I/O
14L
I/O
15L
V
CC
GND
I/O
0R
I/O
1R
I/O
2R
V
CC
I/O
3R
I/O
4R
I/O
5R
I/O
6R
N/C
N/C
N/C
N/C
1100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 7675
2
74
3
73
4
72
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
71
70
69
68
67
66
A
13L
A
12L
A
11L
A
10L
A
9L
A
8L
A
7L
N/C
N/C
N/C
A
6L
A
5L
A
4L
A
3L
A
2L
A
1L
A
0L
65
64
63
62
61
60
59
58
57
56
55
54
53
OE
L
Index
Pin Configurations
(1,2,3)
IDT70261PF
PN100-1
(4)
100-Pin TQFP
Top View
(5)
INT
L
BUSY
L
BUSY
R
INT
R
A
0R
A
1R
A
2R
A
3R
A
4R
A
5R
N/C
N/C
N/C
3039 drw 02
GND
M/
S
52
51
25
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
,
I/O
7R
I/O
8R
I/O
9R
I/O
10R
I/O
11R
I/O
12R
I/O
13R
I/O
14R
GND
I/O
15R
SEM
R
CE
R
UB
R
LB
R
R/
W
R
GND
OE
R
A
13R
A
12R
A
11R
A
10R
A
9R
A
8R
A
7R
A
6R
NOTES:
1. All V
CC
pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.
Pin Names
Left Port
Right Port
Names
Chip Enable
Read/Write Enable
Output Enable
Address
Data Input/Output
Semaphore Enable
Upper Byte Select
Lower Byte Select
Interrupt Flag
Busy Flag
Master or Slave Select
Power
Ground
3039 tbl 01
CE
L
R/
W
L
CE
R
R/
W
R
OE
L
A
0L
- A
13L
I/O
0L
- I/O
15L
OE
R
A
0R
- A
13R
I/O
0R
- I/O
15R
SEM
L
UB
L
LB
L
INT
L
BUSY
L
SEM
R
UB
R
LB
R
INT
R
BUSY
R
M/
S
V
CC
GND
6.42
2
IDT70261S/L
High-Speed 16K x 16 Dual-Port Static RAM with Interrupt
Industrial and Commercial Temperature Ranges
Maximum Operating Temperature
and Supply Voltage
(1,2)
Grade
Commercial
Industrial
Ambient
Temperature
0
O
C to +70
O
C
-40
O
C to +85
O
C
GND
0V
0V
Vcc
5.0V
+
10%
5.0V
+
10%
3039 tbl 02
Recommended DC Operating
Conditions
Symbol
V
CC
GND
V
IH
V
IL
Parameter
Supply Voltage
Ground
Input High Voltage
Input Low Voltage
Min.
4.5
0
2.2
-0.5
(1)
Typ.
5.0
0
____
Max.
5.5
0
6.0
(2)
0.8
Unit
V
V
V
V
3039 tbl 03
NOTES:
1. This is the parameter T
A
.
____
NOTES:
1. V
IL
> -1.5V for pulse width less than 10ns.
2. V
TERM
must not exceed Vcc + 10%.
Truth Table I Non-Contention Read/Write Control
Inputs
(1)
Outputs
CE
H
X
L
L
L
L
L
L
X
R/
W
X
X
L
L
L
H
H
H
X
OE
X
X
X
X
X
L
L
L
H
UB
X
H
L
H
L
L
H
L
X
LB
X
H
H
L
L
H
L
L
X
SEM
H
H
H
H
H
H
H
H
X
I/O
8-15
High-Z
High-Z
DATA
IN
High-Z
DATA
IN
DATA
OUT
High-Z
DATA
OUT
High-Z
I/O
0-7
High-Z
High-Z
High-Z
DATA
IN
DATA
IN
High-Z
DATA
OUT
DATA
OUT
High-Z
Mode
Deselected: Power-Down
Both Bytes Deselected
Write to Upper Byte Only
Write to Lower Byte Only
Write to Both Bytes
Read Upper Byte Only
Read Lower Byte Only
Read Both Bytes
Outputs Disabled
3039 tbl 04
NOTE:
1. A
0L
— A
13L
≠
A
0R
— A
13R.
Truth Table II Semaphore Read/Write Control
(1)
Inputs
Outputs
CE
H
X
H
X
L
L
R/
W
H
H
OE
L
L
X
X
X
X
UB
X
H
X
H
L
X
LB
X
H
X
H
X
L
SEM
L
L
L
L
L
L
I/O
8-15
DATA
OUT
DATA
OUT
DATA
IN
DATA
IN
______
______
I/O
0-7
DATA
OUT
DATA
OUT
DATA
IN
DATA
IN
______
______
Mode
Read Data in Semaphore Flag
Read Data in Semaphore Flag
Write I/O
0
into Semaphore Flag
Write I/O
0
into Semaphore Flag
Not Allowed
Not Allowed
3039 tbl 05
↑
↑
X
X
NOTE:
1. There are eight semaphore flags written to via I/O
0
and read from all I/O's(I/O
0
- I/O
15
). These eight semaphores are addressed by A
0
- A
2
.
3
6.42
IDT70261S/L
High-Speed 16K x 16 Dual-Port Static RAM with Interrupt
Industrial and Commercial Temperature Ranges
Absolute Maximum Ratings
(1)
Symbol
V
TERM
(2)
Rating
Terminal Voltage
with Respect
to GND
Temperature
Under Bias
Storage
Temperature
DC Output
Current
Commercial
& Industrial
-0.5 to +7.0
Unit
Capacitance
(1)
(T
A
= +25°C, f = 1.0Mhz)
Symbol
C
IN
V
Parameter
Input Capacitance
Output
Capacitance
Conditions
(2)
V
IN
= 3dV
V
OUT
= 3dV
Max.
9
10
Unit
pF
pF
3039 tbl 07
C
OUT
T
BIAS
T
STG
I
OUT
-55 to +125
-55 to +125
50
o
C
C
o
mA
3039 tbl 06
NOTES:
1. This parameter is determined by device characterization but is not production
tested.
2. 3dV represents the interpolated capacitance when the input and output signals
switch from 0V to 3V or from 3V to 0V.
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
reliability.
2. V
TERM
must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns
maximum, and is limited to < 20mA for the period of V
TERM
> Vcc + 10%.
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(V
CC
= 5.0V ± 10%)
70261S
Symbol
|I
LI
|
|I
LO
|
V
OL
V
OH
Parameter
Input Leakage Current
(1)
Output Leakage Current
Output Low Voltage
Output High Voltage
Test Conditions
V
CC
= 5.5V, V
IN
= 0V to V
CC
Min.
___
70261L
Max.
10
10
0.4
___
Min.
___
Max.
5
5
0.4
___
Unit
µA
µA
V
V
3039 tbl 08
CE
= V
IH
, V
OUT
= 0V to V
CC
I
OL
= 4mA
I
OH
= -4mA
___
___
___
___
2.4
2.4
NOTE:
1. At Vcc
<
2.0V, input leakages are undefined.
AC Test Conditions
Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0V
3ns
1.5V
1.5V
Figures 1 and 2
3039 tbl 09
5V
893Ω
DATA
OUT
BUSY
INT
DATA
OUT
347Ω
30pF
347Ω
5V
893Ω
5pF*
,
3039 drw 03
3039 drw 04
Figure 1. AC Output Test Load
Figure 2. Output Test Load
(for t
LZ
, t
HZ
, t
WZ
, t
OW
)
*Including scope and jig.
6.42
4
IDT70261S/L
High-Speed 16K x 16 Dual-Port Static RAM with Interrupt
Industrial and Commercial Temperature Ranges
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(1)
(V
CC
= 5.0V ± 10%)
70261X15
Com'l Only
Symbol
I
CC
Parameter
Dynamic Operating Current
(Both Ports Active)
Test Condition
Version
COM'L
IND
COM'L
IND
COM'L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
Typ.
(2)
190
190
____
____
70261X20
Com'l & Ind
Typ.
(2)
180
180
180
180
30
30
30
30
115
115
115
115
1.0
0.2
1.0
0.2
110
110
110
110
Max.
315
275
355
315
85
60
100
80
210
180
245
210
15
5
30
10
185
160
210
185
70261X25
Com'l & Ind
Typ.
(2)
170
170
170
170
25
25
25
25
105
105
105
105
1.0
0.2
1.0
0.2
100
100
100
100
Max.
305
265
345
305
85
60
100
80
200
170
230
200
15
5
30
10
170
145
200
175
3039 tbl 10
Max.
325
285
____
____
Unit
mA
CE
= V
IL
, Outputs Open
SEM
= V
IH
f = f
MAX
(3)
I
SB1
Standby Current
(Both Ports - TTL Level
Inputs)
CE
L
=
CE
R
= V
IH
SEM
R
=
SEM
L
= V
IH
f = f
MAX
(3)
35
35
____
____
95
70
____
____
mA
I
SB2
Standby Current
(One Port - TTL Level Inputs)
CE
"A"
= V
IL
and
CE
"B"
= V
IH
(5)
Active Port Outputs Open,
f=f
MAX
(3)
SEM
R
=
SEM
L
= V
IH
125
125
____
____
220
190
____
____
mA
IND
COM'L
IND
COM'L
IND
I
SB3
Full Standby Current (Both
Ports - All CMOS Level
Inputs)
Both Ports
CE
L
and
CE
R
> V
CC
- 0.2V
V
IN
> V
CC
- 0.2V or
V
IN
< 0.2V, f = 0
(4)
SEM
R
=
SEM
L
> V
CC
- 0.2V
1.0
0.2
____
____
15
5
____
____
mA
I
SB4
Full Standby Current
(One Port - All CMOS Level
Inputs)
V
IN
> V
CC
- 0.2V or V
IN
< 0.2V
Active Port Outputs Open
f = f
MAX
(3)
CE
"A"
< 0.2V and
CE
"B"
> V
CC
- 0.2V
(5)
SEM
R
=
SEM
L
> V
CC
- 0.2V
120
120
____
____
195
170
____
____
mA
70261X35
Com'l & Ind
Symbol
I
CC
Parameter
Dynamic Operating
Current
(Both Ports Active)
Test Condition
Version
COM'L
IND
COM'L
IND
COM'L
IND
COM'L
IND
COM'L
IND
S
L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
S
L
Typ.
(2)
160
160
160
160
20
20
20
20
95
95
95
95
1.0
0.2
1.0
0.2
90
90
90
90
Max.
295
255
335
295
85
60
100
80
185
155
215
185
15
5
30
10
160
135
190
165
70261X55
Com'l & Ind
Typ.
(2)
150
150
150
150
13
13
13
13
85
85
85
85
1.0
0.2
1.0
0.2
80
80
80
80
Max.
270
230
310
270
85
60
100
80
165
135
195
165
15
5
30
10
135
110
175
150
Unit
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
CE
= V
IL
, Outputs Open
SEM
= V
IH
f = f
MAX
(3)
I
SB1
Standby Current
(Both Ports - TTL Level
Inputs)
CE
L
=
CE
R
= V
IH
SEM
R
=
SEM
L
= V
IH
f = f
MAX
(3)
I
SB2
Standby Current
(One Port - TTL Level
Inputs)
CE
"A"
= V
IL
and
CE
"B"
= V
IH
(5)
Active Port Outputs Open,
f=f
MAX
(3)
SEM
R
=
SEM
L
= V
IH
I
SB3
Full Standby Current
(Both Ports - All CMOS
Level Inputs)
Both Ports
CE
L
and
CE
R
> V
CC
- 0.2V
V
IN
> V
CC
- 0.2V or
V
IN
< 0.2V, f = 0
(4)
SEM
R
=
SEM
L
> V
CC
- 0.2V
I
SB4
Full Standby Current
(One Port - All CMOS
Level Inputs)
V
IN
> V
CC
- 0.2V or V
IN
< 0.2V
Active Port Outputs Open
f=f
MAX
(3)
CE
"A"
< 0.2V and
CE
"B"
> V
CC
- 0.2V
(5)
SEM
R
=
SEM
L
> V
CC
- 0.2V
NOTES:
1. 'X' in part numbers indicates power rating (S or L).
2. V
CC
= 5V, T
A
= +25°C, and are not production tested. I
CCDC
= 120mA (Typ.)
3. At f = f
MAX
,
address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t
RC
, and using
“AC Test Conditions” of input levels of GND to 3V.
4. f = 0 means no address or control lines change.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
3039 tbl 11
5
6.42
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
