2-BIT, 2:1, SINGLE-ENDED MULTIPLEXER
ICS83052I-01
Features
•
•
•
•
•
•
•
•
•
2-bit, 2:1 single-ended multiplexer
Nominal output impedance: 15Ω (V
DDO
= 3.3V)
Maximum output frequency: 250MHz
Propagation delay: 3ns (maximum), V
DD
= V
DDO
= 3.3V
Input skew: 85ps (maximum), V
DD
= V
DDO
= 3.3V
Part-to-part skew: 500ps (maximum), V
DD
= V
DDO
= 3.3V
Output skew: 65ps (maximum), V
DD
= V
DDO
= 3.3V
Additive phase jitter, RMS (12KHz - 20MHz):
0.15ps (typical)
Operating supply modes:
V
DD
/V
DDO
3.3V/3.3V
3.3V/2.5V
3.3V/1.8V
2.5V/2.5V
2.5V/1.8V
-40°C to 85°C ambient operating temperature
Available in both standard (RoHS5) and lead-free (RoHS 6)
packages
General Description
The ICS83052I-01 is a 2-bit, 2:1, Single-ended
Multiplexer and a member of the HiPerClockS™
HiPerClockS™
family of High Performance Clock Solutions from
IDT. The ICS83052I-01 has two selectable
single-ended clock inputs and two single-ended
clock outputs. The output has a V
DDO
pin which may be set at 3.3V,
2.5V, or 1.8V, making the device ideal for use in voltage translation
applications. An output enable pin places the output in a high
impedance state which may be useful for testing or debug.
Possible applications include systems with up to two transceivers
which need to be independently set for different rates. For
example, a board may have two transceivers, each of which need
to be independently configured for 1 Gigabit Ethernet or 1 Gigabit
Fibre Channel rates. Another possible application may require the
ports to be independently set for FEC (Forward Error Correction)
or non-FEC rates. The device operates up to 250MHz and is
packaged in a 16 TSSOP.
ICS
•
•
Block Diagram
SEL0 Pulldown
Pin Assignment
nc
V
DDO
nc
GND
Q1
SEL1
CLK1
V
DD
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
nc
V
DDO
nc
GND
Q0
SEL0
CLK0
OE
CLK0 Pulldown
0
Q0
CLK1 Pulldown
1
ICS83052I-01
0
Q1
1
16-Lead TSSOP
4.4mm x 5.0mm x 0.925mm
package body
G Package
SEL1 Pulldown
OE Pullup
IDT™ / ICS™
SINGLE-ENDED MULTIPLEXER
1
ICS83052AGI-01 REV. A MARCH 9, 2009
ICS83052I-01
2-BIT, 2:1, SINGLE-ENDED MULTIPLEXER
Table 1. Pin Descriptions
Number
1, 3, 14, 16
2, 15
4, 13
5, 12
6, 11
7, 10
8
9
Name
nc
V
DDO
GND
Q1, Q0
SEL1, SEL0
CLK1, CLK0
V
DD
OE
Unused
Power
Power
Output
Input
Input
Power
Input
Pullup
Pulldown
Pulldown
Type
Description
No connect.
Output supply pins.
Power supply ground
Single-ended clock outputs. LVCMOS/LVTTL interface levels.
Clock select inputs. See Table 3, Control Input Function Table.
LVCMOS / LVTTL interface levels.
Single-ended clock input. LVCMOS/LVTTL interface levels.
Power supply pin.
Output enable. When LOW, outputs are in HIGH impedance state. When
HIGH, outputs are active. LVCMOS / LVTTL interface levels.
NOTE:
Pullup and Pulldown
refer to internal input resistors. See Table 2,
Pin Characteristics,
for typical values.
Table 2. Pin Characteristics
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
V
DDO
= 3.465V
C
PD
Power Dissipation Capacitance
(per output); NOTE 1
V
DDO
= 2.625V
V
DDO
= 2.0V
V
DDO
= 3.465V
R
OUT
Output Impedance
V
DDO
= 2.625V
V
DDO
= 2.0V
Test Conditions
Minimum
Typical
4
51
51
18
19
19
15
17
25
Maximum
Units
pF
k
Ω
k
Ω
pF
pF
pF
Ω
Ω
Ω
Function Tables
Table 3. Control Input Function Table
Control Inputs
SEL1
0
0
1
1
SEL0
0
1
0
1
Q0
CLK0 (default)
CLK1
CLK0
CLK1
Outputs
Q1
CLK0
CLK0
CLK1
CLK1
IDT™ / ICS™
SINGLE-ENDED MULTIPLEXER
2
ICS83052AGI-01 REV. A MARCH 9, 2009
ICS83052I-01
2-BIT, 2:1, SINGLE-ENDED MULTIPLEXER
Absolute Maximum Ratings
NOTE: Stresses beyond those listed under
Absolute Maximum Ratings
may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond
those listed in the
DC Characteristics or AC Characteristics
is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect product reliability.
Item
Supply Voltage, V
CC
Inputs, V
I
Outputs, V
O
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
Rating
4.6V
-0.5V to V
DD
+ 0.5V
-0.5V to V
DDO
+ 0.5V
100.3°C/W (0 mps)
-65°C to 150°C
DC Electrical Characteristics
Table 4A. Power Supply DC Characteristics,
V
DD
= 3.3V ± 5%, V
DDO
= 3.3V ± 5% or 2.5V ± 5% or 1.8V ± 0.2V,
T
A
= -40°C to 85°C
Symbol
V
DD
Parameter
Positive Supply Voltage
Test Conditions
Minimum
3.135
3.135
V
DDO
Output Supply Voltage
2.375
1.6
I
DD
I
DDO
Power Supply Current
Output Supply Current
No Load
Typical
3.3
3.3
2.5
1.8
Maximum
3.465
3.465
2.625
2.0
40
5
Units
V
V
V
V
mA
mA
Table 4B. Power Supply DC Characteristics,
V
DD
= 2.5V ± 5%, V
DDO
= 2.5V ± 5% or 1.8V ± 0.2V, T
A
= -40°C to 85°C
Symbol
V
DD
V
DDO
I
DD
I
DDO
Parameter
Positive Supply Voltage
Output Supply Voltage
1.6
Power Supply Current
Output Supply Current
No Load
1.8
2.0
40
5
V
mA
mA
Test Conditions
Minimum
2.375
2.375
Typical
2.5
2.5
Maximum
2.625
2.625
Units
V
V
IDT™ / ICS™
SINGLE-ENDED MULTIPLEXER
3
ICS83052AGI-01 REV. A MARCH 9, 2009
ICS83052I-01
2-BIT, 2:1, SINGLE-ENDED MULTIPLEXER
Table 4C. LVCMOS/LVTTL DC Characteristics,
T
A
= -40°C to 85°C
Symbol
V
IH
Parameter
Input High Voltage
Test Conditions
V
DD
= 3.465V
V
DD
= 2.625V
Input Low Voltage
V
DD
= 3.465V
V
DD
= 2.625V
CLK0, CLK1, SEL0, SEL1
I
IH
Input
High Current
OE
CLK0, CLK1, SEL0, SEL1
I
IL
Input
Low Current
OE
V
DD
= V
IN
= 3.465V or
2.625V
V
DD
= V
IN
= 3.465V or
2.625V
V
DD
= 3.465V or 2.625V,
V
IN
= 0V
V
DD
= 3.465V or 2.625V,
V
IN
= 0V
V
DDO
= 3.3V ± 5%
V
OH
Output High Voltage; NOTE 1
V
DDO
= 2.5V ± 5%
V
DDO
= 1.8V ± 0.2V
V
DDO
= 3.3V ± 5%
V
OL
Output Low Voltage; NOTE 1
V
DDO
= 2.5V ± 5%
V
DDO
= 1.8V ± 0.2V
-5
-5
-150
2.6
1.8
V
DDO
- 0.3
0.5
0.45
0.35
Minimum
2
1.7
-0.3
-0.3
Typical
Maximum
V
DD
+ 0.3
V
DD
+ 0.3
1.3
0.7
150
5
Units
V
V
V
V
µA
µA
µA
µA
V
V
V
V
V
V
V
IL
NOTE 1: Outputs terminated with 50Ω to V
DDO
/2. See Parameter Measurement Information,
Output Load Test Circuit diagrams.
IDT™ / ICS™
SINGLE-ENDED MULTIPLEXER
4
ICS83052AGI-01 REV. A MARCH 9, 2009
ICS83052I-01
2-BIT, 2:1, SINGLE-ENDED MULTIPLEXER
AC Electrical Characteristics
Table 5A. AC Characteristics,
V
DD
= V
DDO
= 3.3V ± 5%, T
A
=-40°C to 85°C
Symbol
f
MAX
tp
LH
tp
HL
tsk(i)
tsk(o)
tsk(pp)
tjit
t
R
/ t
F
odc
MUX
ISOL
Parameter
Output Frequency
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
Input Skew; NOTE 2
Output Skew; NOTE 2, 3
Part-to-Part Skew; NOTE 2, 4
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter
section, NOTE 5
Output Rise/Fall Time
Output Duty Cycle
MUX Isolation
Unselected CLK input @100MHz
Integration Range: 12kHz - 20MHz
20% to 80%
200
40
45
0.15
600
60
2.0
2.0
2.45
2.45
20
15
Test Conditions
Minimum
Typical
Maximum
250
3.0
3.0
85
65
500
Units
MHz
ns
ns
ps
ps
ps
ps
ps
%
dB
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after
thermal equilibrium has been reached under these conditions
NOTE 1: Measured from the V
DD
/2 of the input to V
DDO
/2 of the output.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V
DDO
/2.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions.
Using the same input on each device, the output is measured at V
DDO
/2.
NOTE 5: Driving only one input clock.
Table 5B. AC Characteristics,
V
DD
= 3.3V ± 5%, V
DDO
= 2.5V ± 5%, T
A
=-40°C to 85°C
Symbol
f
MAX
tp
LH
tp
HL
tsk(i)
tsk(o)
tsk(pp)
tjit
t
R
/ t
F
odc
MUX
ISOL
Parameter
Output Frequency
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
Input Skew; NOTE 2
Output Skew; NOTE 2, 3
Part-to-Part Skew; NOTE 2, 4
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter
section, NOTE 5
Output Rise/Fall Time
Output Duty Cycle
MUX Isolation
Unselected CLK input @100MHz
Integration Range: 12kHz - 20MHz
20% to 80%
200
40
45
0.12
600
60
2.2
2.2
2.55
2.55
10
20
Test Conditions
Minimum
Typical
Maximum
250
3.0
3.0
50
70
500
Units
MHz
ns
ns
ps
ps
ps
ps
ps
%
dB
NOTE: See Notes above.
IDT™ / ICS™
SINGLE-ENDED MULTIPLEXER
5
ICS83052AGI-01 REV. A MARCH 9, 2009
聊聊、笑笑、闹闹
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
