D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
74FST3400
4−Bit, 4−Port Bus Exchange
Switch
The ON Semiconductor 74FST3400 is a 4−bit, 4−port bus exchange
switch. The device is CMOS TTL compatible when operating between
4.0 and 5.5 Volts. The device exhibits extremely low R
ON
and adds
nearly zero propagation delay. The device adds no noise or ground
bounce to the system.
Features
http://onsemi.com
MARKING
DIAGRAMS
24
24
1
SOIC−24
DW SUFFIX
CASE 751E
1
FST3400
AWLYYWW
•
•
•
•
•
•
•
•
R
ON
t
4
W
Typical
Less Than 0.25 ns−Max Delay Through Switch
Nearly Zero Standby Current
No Circuit Bounce
Control Inputs are TTL/CMOS Compatible
Pin−For−Pin Compatible With QS3400, FST3400, CBT3400
All Popular Packages: SOIC−24, TSSOP−24, QSOP−24
All Devices in Package TSSOP are Inherently Pb−Free*
24
BE
C
0
A
0
B
0
D
0
C
1
A
1
B
1
D
1
BX
0
BX
1
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
D
3
B
3
A
3
C
3
D
2
B
2
A
2
C
2
NC
BX
3
BX
2
24
FST
3400
ALYW
1
1
TSSOP−24
DT SUFFIX
CASE 948H
24
24
1
QSOP−24
QS SUFFIX
CASE 492B
A
L, WL
Y, YY
W, WW
=
=
=
=
FST3400
AWLYWW
1
Figure 1. 24−Lead Pinout
TRUTH TABLE
BE
H
L
L
BX
0
X
BX
1
X
BX
2
X
BXi = L
BXi = H
BX
3
X
A0−3
Hi−Z
C0−3
D0−3
B0−3
Hi−Z
D0−3
C0−3
Function
Disconnect
Connect
Exchange
BE
Assembly Location
Wafer Lot
Year
Work Week
PIN NAMES
Pin
Ax, Bx, Cx, Dx
BX
0
BX
1
BX
2
BX
3
NC
GND
V
CC
Description
Bus Enable Input (Active LOW)
Bus A, Bus B, Bus C, Bus D
Bus Exchange (Bit 0)
Bus Exchange (Bit 1)
Bus Exchange (Bit 2)
Bus Exchange (Bit 3)
No Connect
Ground
Power
NOTE: H = HIGH Voltage Level, L = LOW Voltage Level, X = Don’t Care,
NOTE:
Hi−Z = High Impedance, i = 0, 1, 2 or 3
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
1
December, 2006 − Rev. 7
Publication Order Number:
74FST3400/D
74FST3400
A
0
C
0
B
0
D
0
A
1
B
1
C
1
D
1
A
2
B
2
C
2
D
2
A
3
B
3
C
3
D
3
BX
0
BX
1
BX
2
BX
3
BE
Figure 2. Logic Diagram
ORDERING INFORMATION
Device
74FST3400DW
74FST3400DWR2
74FST3400DT
74FST3400DTR2
74FST3400QS
74FST3400QSR
Package
SOIC−24
SOIC−24
TSSOP−24*
(Pb−Free)
TSSOP−24*
(Pb−Free)
QSOP−24
QSOP−24
Shipping
†
30 Units / Rail
1000 / Tape & Reel
62 Units / Rail
2500 / Tape & Reel
55 Units / Rail
2500 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
2
74FST3400
MAXIMUM RATINGS
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
STG
T
L
T
J
q
JA
DC Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature Range
Lead Temperature, 1 mm from Case for 10 Seconds
Junction Temperature Under Bias
Thermal Resistance
SOIC
TSSOP
QSOP
V
I
t
GND
V
O
t
GND
Parameter
Value
*0.5
to
)7.0
*0.5
to
)7.0
*0.5
to
)7.0
*50
*50
128
$100
$100
*65
to
)150
260
)150
125
170
200
Level 1
Oxygen Index: 28 to 34
Human Body Model (Note 1)
Machine Model (Note 2)
Charged Device Model (Note 3)
Above V
CC
and Below GND at 85°C (Note 4)
UL 94 V−0 @ 0.125 in
u2000
u200
N/A
$500
V
Unit
V
V
V
mA
mA
mA
mA
mA
°C
°C
°C
°C/W
MSL
F
R
V
ESD
Moisture Sensitivity
Flammability Rating
ESD Withstand Voltage
I
Latchup
Latchup Performance
mA
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Tested to EIA/JESD22−A114−A.
2. Tested to EIA/JESD22−A115−A.
3. Tested to JESD22−C101−A.
4. Tested to EIA/JESD78.
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
I
V
O
T
A
Dt/DV
Supply Voltage
Input Voltage
Output Voltage
Operating Free−Air Temperature
Input Transition Rise or Fall Rate
Switch I/O
Switch Control Input
V
CC
= 5.0 V
$
0.5 V
Parameter
Operating, Data Retention Only
(Note 5)
(HIGH or LOW State)
Min
4.0
0
0
*40
0
Max
5.5
5.5
5.5
)85
DC
5
Unit
V
V
V
°C
ns/V
5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.
http://onsemi.com
3
74FST3400
DC ELECTRICAL CHARACTERISTICS
V
CC
(V)
4.5
4.0 to 5.5
4.0 to 5.5
0
v
V
IN
v
5.5 V
0
v
A, B
v
V
CC
V
IN
= 0 V, I
IN
= 64 mA
V
IN
= 0 V, I
IN
= 30 mA
V
IN
= 2.4 V, I
IN
= 15 mA
V
IN
= 2.4 V, I
IN
= 15 mA
I
CC
DI
CC
Quiescent Supply Current
Increase In I
CC
per Input
V
IN
= V
CC
or GND, I
OUT
= 0
One input at 3.4 V, Other inputs at V
CC
or GND
5.5
5.5
4.5
4.5
4.5
4.0
5.5
5.5
4
4
8
11
2.0
0.8
$1.0
$1.0
7
7
15
20
3
2.5
mA
mA
T
A
=
*405C
to
)855C
Min
Typ*
Max
*1.2
Unit
V
V
V
mA
mA
W
Symbol
V
IK
V
IH
V
IL
I
I
I
OZ
R
ON
Parameter
Clamp Diode Resistance
High−Level Input Voltage
Low−Level Input Voltage
Input Leakage Current
OFF−STATE Leakage Current
Switch On Resistance (Note 6)
I
IN
=
*18mA
Conditions
*Typical values are at V
CC
= 5.0 V and T
A
= 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower
of the voltages on the two (A or B) pins.
AC ELECTRICAL CHARACTERISTICS
T
A
=
*405C
to
)855C
C
L
= 50 pF, RU = RD = 500
W
V
CC
= 4.5−5.5 V
Symbol
t
PHL
,
t
PLH
t
PZH
,
t
PZL
t
PHZ
,
t
PLZ
Parameter
Prop Delay Bus to Bus (Note 7)
Prop Delay, BXn to An, Bn, Cn or Dn
Output Enable Time, BXn to An, Bn, Cn or Dn
Output Enable Time, I
OE
to An, Bn, Cn or Dn
Output Disable Time, BXn to An, Bn, Cn or Dn
Output Disable Time, I
OE
to An, Bn, Cn or Dn
V
I
= 7 V for t
PZL
V
I
= OPEN for t
PZH
V
I
= 7 V for t
PLZ
V
I
= OPEN for t
PHZ
Conditions
V
I
= OPEN
1.0
1.0
1.0
1.0
1.0
Min
Max
0.25
5.3
5.8
5.8
5.3
5.3
V
CC
= 4.0 V
Min
Max
0.25
6.0
6.5
6.5
6.2
6.2
ns
ns
Unit
ns
7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the
typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).
CAPACITANCE
(Note 8)
Symbol
C
IN
C
I/O
Parameter
Control Pin Input Capacitance
Port Input/Output Capacitance
Conditions
V
CC
= 5.0 V
V
CC
, OE = 5.0 V
Typ
6
13
Max
Unit
pF
pF
8. T
A
=
)25°C,
f = 1 MHz, Capacitance is characterized but not tested.
http://onsemi.com
4
工业自动化与控制
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
