电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962G9653801VXX

产品描述XOR Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14
产品类别逻辑    逻辑   
文件大小224KB,共9页
制造商Cobham Semiconductor Solutions
下载文档 详细参数 全文预览

5962G9653801VXX概述

XOR Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14

5962G9653801VXX规格参数

参数名称属性值
厂商名称Cobham Semiconductor Solutions
零件包装代码DFP
包装说明DFP,
针数14
Reach Compliance Codeunknown
ECCN代码3A001.A.1.A
系列AC
JESD-30 代码R-CDFP-F14
逻辑集成电路类型XOR GATE
功能数量4
输入次数2
端子数量14
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DFP
封装形状RECTANGULAR
封装形式FLATPACK
传播延迟(tpd)14 ns
认证状态Not Qualified
筛选级别MIL-PRF-38535 Class V
座面最大高度2.921 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
总剂量500k Rad(Si) V
宽度6.2865 mm
Base Number Matches1

文档预览

下载PDF文档
Standard Products
UT54ACS86/UT54ACTS86
Quadruple 2-Input Exclusive OR Gates
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS86 - SMD 5962-96538
UT54ACTS86 - SMD 5962-96539
DESCRIPTION
The UT54ACS86 and the UT54ACTS86 are quadruple 2-input
exclusive OR gates. The devices perform the Boolean function
Y = A⊕B = AB + AB in positive logic.
An application is as a true/complement element. If one of the
inputs is low, the other input will be reproduced in true form at
the output. If one of the inputs is high, the signal on the other
input will be reproduced inverted at the output.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
A
L
L
H
H
B
L
H
L
H
OUTPUT
Y
L
H
H
L
PINOUTS
14-Pin DIP
Top View
A1
B1
Y1
A2
B2
Y2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
B4
A4
Y4
B3
A3
Y3
14-Lead Flatpack
Top View
A1
B1
Y1
A2
B2
Y2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
B4
A4
Y4
B3
A3
Y3
LOGIC DIAGRAM
A1
B1
A2
B2
A3
B3
A4
B4
=1
(3)
(6)
(8)
(11)
Y1
Y2
Y3
Y4
Y1
Y2
Y3
LOGIC SYMBOL
A1
B1
A2
B2
A3
B3
A4
B4
(1)
(2)
(4)
(5)
(9)
(10)
(12)
(13)
Y4
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1806  843  47  2514  75  37  17  1  51  2 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved