LXT901
Serial
Interface
Adapter
MVME6000
VMEbus
Interface
EPROM
4 Sockets
2 Banks
AM7990
Ethernet
Transceiver
33C93
SCSI
Interface
Adapter
8530
Serial
Controller
(two)
Centronics
Printer
Interface
PCC
ASIC
GCC
ASIC
M48T18
Battery-Backed
4KB NVRAM/Clock
MC68030
MPU
MC68882
FPC
4 to 32MB
DRAM Memory
Array with Parity
MVME147 Block Diagram
Performance
16 MHz
Access Sequence
MPU to Local DRAM
No Parity
Delayed Parity
Parity
MPU to Local ROM
VMEbus to Local DRAM
MPU to Global RAM
VMEbus Master
System Controller/Not Master
Not System Controller/Not Master
Notes:
1.
No arbitration overhead.
2.
3.
4.
5.
6.
7.
8.
Except RMW cycles where the MVME147 is required to obtain VMEbus mastership before RMW cycle can be started.
Device access time must be 200ns or less.
DS0*/DS1* asserted to DTACK* asserted.
Typical values. Actual values may be greater or less depending on the state of the slave device.
A = ta/T cycles.
B = (ta + tr)/T cycles.
C = (ta + tg)/T cycles.
Read Cycles
4
N/A
N/A
9
13
813ns
6+A
11 + B
9+C
Write Cycles
4
N/A
N/A
9
11
688ns
6+A
11 + B
9+C
25 MHz
Read Cycles
4
4
5
13
13
520ns
9+A
17 + B
15 + C
Write Cycles
4
4
4
13
11
440ns
9+A
17 + B
15 + C
33.33 MHz
Read Cycles
4
4
5
16
13
390ns
12 + A
22 + B
19 + C
Write Cycles
4
4
4
16
11
330ns
12 + A
22 + B
19 + C
Notes
1, 2
1, 2
1, 2
1, 3
4, 5
5, 6
5, 7
5, 8
ta = DS0*/DS1* to the assertion of DTACK* (slave access time).
tr = Brx* low to BBSY high and AS* high (bus requested and granted).
tg = Brx* low to BGINx* low and AS* high (bus requested and granted).
T = MPU clock period, 16 MHz = 62.5 ns, 25 MHz = 40 ns, 33.33 MHz = 30 ns.
Specifications
MVME147 Single-Board Computer
Processor
Microprocessor:
Co-processor:
Clock Frequency:
MC68030
MC68882
16, 25 or 33.33 MHz
Dynamic RAM
4, 8, 16, or 32MB
4 read/4 write
4-2-2-2
5-3-3-3
4-2-2-2
Yes, programmable (parity not available on
MVME147-010)
16-bit, 32-pin DIP
4 (1M x 8)
4MB
A16-A32; D08-D32
A16-A32; D08-D32, UAT
RR/PRI
IRQ 1–7
Any 1 of 7
Yes, jumperable
4, LMA32
33C93B
Yes
1.5MB/s
4.0MB/s
Routed to P2
AM7990
Yes
Routed to P2
M48T18; 4KB NVRAM (available for user
applications)
Two 16-bit, one watchdog
85C30
4
EIA-232 DTE
19.2K
19.2K
Routed to P2
Power Requirements
+5V ± 5.0%:
+12V ± 10.0%:
–12V ± 10.0%:
Typical
3.5 A
Maximum
5.0 A
1.0 A (with off-board LAN
transceiver)
100 mA
233.4 mm (9.187 in.)
160.0 mm (6.299 in.)
261.8 mm (10.3 in.)
19.8 mm (0.8 in.)
4 mailbox interrupts, RMW, shared RAM
MVME147BUG
MVME712 series
Board Size
Height:
Depth:
Front Panel Height:
Width:
Memory
Main Memory:
Capacity:
Single Cycle Accesses:
Read Burst Mode - no parity:
Read Burst Mode - parity:
Write Burst Mode:
Parity:
EPROM:
# of Sockets (max. capacity):
Capacity:
DTB Master:
DTB Slave:
Arbiter:
Interrupt Handler:
Interrupt Generator:
System Controller:
Location Monitor:
Hardware Support
Multiprocessor Hardware Support:
Debug/Monitor (included):
Transistion Module (optional):
Environmental
Temperature:
Altitude:
Humidity (NC):
Vibration:
Operating
0° C to +55° C,
forced air cooling
5,000 m
5% to 90%
2 Gs RMS,
20–2000 Hz random
Nonoperating
–40° C to +85° C
15,000 m
—
8 Gs RMS,
20–2000 Hz random
VMEbus ANSI/VITA 1-1994 VME64 (IEEE STD 1014)
Demonstrated MTBF
(based on sample testing in accelerated stress environment)
Mean/90% Confidence:
190,509 hours/107,681 hours
SCSI Bus
Controller:
Local Bus DMA:
Asynchronous (8-bit mode):
Synchronous (8-bit mode):
Connector:
Safety
All printed wiring boards (PWBs) are manufactured with a flammability rating of
94V-0 by UL recognized manufacturers.
Electromagnetic Compatibility (EMC)
Intended for use in systems meeting the following regulations:
U.S.:
FCC Part 15, Subpart B, Class A (nonresidential)
Canada:
ICES-003, Class A (nonresidential)
This product was tested in a representative system to the following standards:
CE Mark per European EMC Directive 89/336/EEC with Amendments; Emissions:
EN55022 Class B; Immunity: EN50082-1
Ethernet
Controller:
Local bus DMA:
Connector:
Software Support
Integrated Systems, Inc:
Lynx Real-Time Systems, Inc.:
Microware Systems Corporation:
Microtec Research, Inc.:
Wind River Systems, Inc.:
pSOS+
™
LynxOS
™
OS-9
®
VRTX-32
™
VxWorks
®
Clock/Timers
TOD Clock Device:
Timers/Counters:
Serial Ports
Controller:
Number of ports:
Configuration:
Async Baud Rate, bps max.:
Sync Baud Rate, bps max.:
Connector:
For more information, visit our World Wide Web site at
http://www.mcg.mot.com
For fax-back service dial
1-800-682-6128
in the U.S. and
602-438-4636
outside of the U.S.
To call us dial
1-800-759-1107
in the U.S. and
512-434-1526
outside of the U.S.
Corporate headquarters address: Motorola Computer Group, 2900 S. Diablo Way, Tempe, AZ 85282
Copyright 1996 Motorola, Inc.
Data Sheet: M147-D2
Computer Group
Motorola, the Motorola logo and VMEexec are registered trademarks of Motorola, Inc. UNIX is a registered trademark of the Open Group in the U.S. and other countries. Centronics is a registered
trademark of Centronics Data Corporation. All other names, products, and/or services mentioned may be trademarks or registered trademarks of their respective holders.
This data sheet identifies products, their specifications, and their characteristics, which may be suitable for certain applications. It does not constitute an offer to sell or a commitment of present or future
availability, and should not be relied upon to state the terms and conditions, including warranties and disclaimers thereof, on which Motorola may sell products. A prospective buyer should exercise its own
independent judgement to confirm the suitability of the products for particular applications. Motorola reserves the right to make changes, without notice, to any products or information herein which will, in
its sole discretion, improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any
license under its patent or other intellectual property rights or under others. This disclaimer extends to any prospective buyer, and it includes Motorola’s licensee, licensee’s transferees, and licensee’s customers
and users. Availability of some of the products and services described herein may be restricted in some locations.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
