HUF76429D3, HUF76429D3S
Data Sheet
February 2005
20A, 60V, 0.027 Ohm, N-Channel, Logic
Level UltraFET® Power MOSFET
Packaging
JEDEC TO-251AA
JEDEC TO-252AA
DRAIN
(FLANGE)
Features
• Ultra Low On-Resistance
- r
DS(ON)
= 0.023Ω,
V
GS
=
10V
- r
DS(ON)
= 0.027Ω,
V
GS
=
5V
• Simulation Models
- Temperature Compensated PSPICE® and SABER™
Electrical Models
- Spice and SABER Thermal Impedance Models
- www.fairchildsemi.com
• Peak Current vs Pulse Width Curve
• UIS Rating Curve
• Switching Time vs R
GS
Curves
SOURCE
DRAIN
GATE
GATE
SOURCE
DRAIN
(FLANGE)
HUF76429D3
HUF76429D3S
Symbol
D
Ordering Information
PART NUMBER
PACKAGE
TO-251AA
TO-252AA
BRAND
76429D
76429D
HUF76429D3
HUF76429D3S
G
S
NOTE: When ordering, use the entire part number. Add the suffix T
to obtain the variant in tape and reel, e.g., HUF76429D3ST.
T
C
= 25
o
C, Unless Otherwise Specified
HUF76429D3, HUF76429D3S
UNITS
V
V
V
A
A
A
A
60
60
±16
20
20
20
20
Figure 4
Figures 6, 17, 18
110
0.74
-55 to 175
300
260
W
W/
o
C
o
C
o
C
o
C
Absolute Maximum Ratings
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DSS
Drain to Gate Voltage (R
GS
= 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DGR
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
GS
Drain Current
Continuous (T
C
= 25
o
C, V
GS
= 5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 25
o
C, V
GS
= 10V) (Figure 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 100
o
C, V
GS
= 5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 100
o
C, V
GS
= 4.5V) (Figure 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I
DM
Pulsed Avalanche Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .UIS
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
D
Derate Above 25
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
J
, T
STG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T
L
Package Body for 10s, See Techbrief TB334. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
pkg
NOTES:
1. T
J
= 25
o
C to 150
o
C.
CAUTION:
Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html
For severe environments, see our Automotive HUFA series.
All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.
©2005 Fairchild Semiconductor Corporation
HUF76429D3, HUF76429D3S Rev. B1
HUF76429D3, HUF76429D3S
Electrical Specifications
PARAMETER
OFF STATE SPECIFICATIONS
Drain to Source Breakdown Voltage
BV
DSS
I
DSS
I
GSS
V
GS(TH)
r
DS(ON)
I
D
= 250µA, V
GS
= 0V (Figure 12)
I
D
= 250µA, V
GS
= 0V , T
C
= -40
o
C (Figure 12)
Zero Gate Voltage Drain Current
V
DS
= 55V, V
GS
= 0V
V
DS
= 50V, V
GS
= 0V, T
C
= 150
o
C
Gate to Source Leakage Current
ON STATE SPECIFICATIONS
Gate to Source Threshold Voltage
Drain to Source On Resistance
V
GS
= V
DS
, I
D
= 250µA (Figure 11)
I
D
= 20A, V
GS
= 10V (Figures 9, 10)
I
D
= 20A, V
GS
= 5V (Figure 9)
I
D
= 20A, V
GS
= 4.5V (Figure 9)
THERMAL SPECIFICATIONS
Thermal Resistance Junction to Case
Thermal Resistance Junction to
Ambient
R
θJC
R
θJA
TO-251 and TO-252
-
-
-
-
1.36
100
o
C/W
o
C/W
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
60
55
-
-
-
-
-
-
-
-
-
-
1
250
±100
V
V
µA
µA
nA
V
GS
=
±16V
1
-
-
-
-
0.0205
0.024
0.025
3
0.023
0.027
0.029
V
Ω
Ω
Ω
SWITCHING SPECIFICATIONS
(V
GS
= 4.5V)
Turn-On Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
t
ON
t
d(ON)
t
r
t
d(OFF)
t
f
t
OFF
t
ON
t
d(ON)
t
r
t
d(OFF)
t
f
t
OFF
Q
g(TOT)
Q
g(5)
Q
g(TH)
Q
gs
Q
gd
C
ISS
C
OSS
C
RSS
V
DS
= 25V, V
GS
= 0V,
f = 1MHz
(Figure 13)
V
GS
= 0V to 10V
V
GS
= 0V to 5V
V
GS
= 0V to 1V
V
DD
= 30V,
I
D
= 20A,
I
g(REF)
= 1.0mA
(Figures 14, 19, 20)
V
DD
= 30V, I
D
= 20A
V
GS
=
10V,R
GS
= 8.2Ω
(Figures 16, 21, 22)
V
DD
= 30V, I
D
= 20A
V
GS
=
4.5V, R
GS
= 7.5Ω
(Figures 15, 21, 22)
-
-
-
-
-
-
-
13
134
30
55
-
220
-
-
-
-
130
ns
ns
ns
ns
ns
ns
SWITCHING SPECIFICATIONS
(V
GS
= 10V)
Turn-On Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
GATE CHARGE SPECIFICATIONS
Total Gate Charge
Gate Charge at 5V
Threshold Gate Charge
Gate to Source Gate Charge
Gate to Drain "Miller" Charge
CAPACITANCE SPECIFICATIONS
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
-
-
-
1480
440
90
-
-
-
pF
pF
pF
-
-
-
-
-
38
21
1.3
3.8
9.7
46
25
1.6
-
-
nC
nC
nC
nC
nC
-
-
-
-
-
-
-
7.7
36
60
56
-
65
-
-
-
-
175
ns
ns
ns
ns
ns
ns
Source to Drain Diode Specifications
PARAMETER
Source to Drain Diode Voltage
SYMBOL
V
SD
t
rr
Q
RR
I
SD
= 20A
I
SD
= 10A
Reverse Recovery Time
Reverse Recovered Charge
I
SD
= 20A, dI
SD
/dt = 100A/µs
I
SD
= 20A, dI
SD
/dt = 100A/µs
TEST CONDITIONS
MIN
-
-
-
-
TYP
-
-
-
-
MAX
1.25
1.00
80
230
UNITS
V
V
ns
nC
©2005 Fairchild Semiconductor Corporation
HUF76429D3, HUF76429D3S Rev. B1
HUF76429D3, HUF76429D3S
Typical Performance Curves
1.2
POWER DISSIPATION MULTIPLIER
1.0
0.8
0.6
0.4
0.2
0
0
25
50
75
100
125
150
175
T
C
, CASE TEMPERATURE (
o
C)
25
V
GS
= 10V
I
D
, DRAIN CURRENT (A)
20
15
V
GS
= 4.5V
10
5
0
25
50
75
100
125
150
T
C
, CASE TEMPERATURE (
o
C)
175
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE
2
1
THERMAL IMPEDANCE
Z
θJC
, NORMALIZED
DUTY CYCLE - DESCENDING ORDER
0.5
0.2
0.1
0.05
0.02
0.01
P
DM
0.1
t
1
t
2
SINGLE PULSE
0.01
10
-5
10
-4
10
-3
10
-2
t, RECTANGULAR PULSE DURATION (s)
10
-1
10
0
10
1
NOTES:
DUTY FACTOR: D = t
1
/t
2
PEAK T
J
= P
DM
x Z
θJC
x R
θJC
+ T
C
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
600
T
C
= 25
o
C
FOR TEMPERATURES
ABOVE 25
o
C DERATE PEAK
CURRENT AS FOLLOWS:
I = I
25
175 - T
C
150
V
GS
= 5V
I
DM
, PEAK CURRENT (A)
V
GS
= 10V
100
TRANSCONDUCTANCE
MAY LIMIT CURRENT
IN THIS REGION
10
10
-5
10
-4
10
-3
10
-2
t, PULSE WIDTH (s)
10
-1
10
0
10
1
FIGURE 4. PEAK CURRENT CAPABILITY
©2005 Fairchild Semiconductor Corporation
HUF76429D3, HUF76429D3S Rev. B1
HUF76429D3, HUF76429D3S
Typical Performance Curves
300
I
AS
, AVALANCHE CURRENT (A)
(Continued)
100
If R = 0
t
AV
= (L)(I
AS
)/(1.3*RATED BV
DSS
- V
DD
)
If R
≠
0
t
AV
= (L/R)ln[(I
AS
*R)/(1.3*RATED BV
DSS
- V
DD
) +1]
I
D
, DRAIN CURRENT (A)
100
100µs
STARTING T
J
= 25
o
C
10
OPERATION IN THIS
AREA MAY BE
LIMITED BY r
DS(ON)
1ms
10ms
STARTING T
J
= 150
o
C
10
0.01
0.1
1
10
1
1
SINGLE PULSE
T
J
= MAX RATED
T
C
= 25
o
C
10
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
100
t
AV
, TIME IN AVALANCHE (ms)
NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.
FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING
CAPABILITY
FIGURE 5. FORWARD BIAS SAFE OPERATING AREA
50
I
D,
DRAIN CURRENT (A)
I
D
, DRAIN CURRENT (A)
40
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
V
DD
= 15V
50
V
GS
= 10V
40
V
GS
= 5V
V
GS
= 4V
V
GS
= 3.5V
30
30
20
T
J
= 175
o
C
10
T
J
= -55
o
C
T
J
= 25
o
C
0
1.5
2
2.5
3
3.5
V
GS
, GATE TO SOURCE VOLTAGE (V)
4
20
V
GS
= 3V
10
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
T
C
= 25
o
C
0
1
2
3
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
4
0
FIGURE 7. TRANSFER CHARACTERISTICS
FIGURE 8. SATURATION CHARACTERISTICS
40
r
DS(ON)
, DRAIN TO SOURCE
ON RESISTANCE (mΩ)
I
D
= 20A
30
I
D
= 10A
NORMALIZED DRAIN TO SOURCE
ON RESISTANCE
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
T
C
= 25
o
C
2.5
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
2.0
V
GS
= 10V, I
D
= 20A
1.5
20
1.0
10
2
4
6
8
V
GS
, GATE TO SOURCE VOLTAGE (V)
10
0.5
-80
-40
160
0
40
80
120
T
J
, JUNCTION TEMPERATURE (
o
C)
200
FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT
FIGURE 10. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
©2005 Fairchild Semiconductor Corporation
HUF76429D3, HUF76429D3S Rev. B1
HUF76429D3, HUF76429D3S
Typical Performance Curves
1.2
NORMALIZED DRAIN TO SOURCE
BREAKDOWN VOLTAGE
V
GS
= V
DS
, I
D
= 250µA
NORMALIZED GATE
THRESHOLD VOLTAGE
(Continued)
1.2
I
D
= 250µA
1.0
1.1
0.8
1.0
0.6
0.4
-80
0.9
-40
0
40
80
120
160
200
-80
-40
0
40
80
120
160
200
T
J
, JUNCTION TEMPERATURE (
o
C)
T
J
, JUNCTION TEMPERATURE (
o
C)
FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs
JUNCTION TEMPERATURE
3000
V
GS
= 0V, f = 1MHz
C
ISS
=
C
GS
+ C
GD
FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
10
V
GS
, GATE TO SOURCE VOLTAGE (V)
V
DD
= 30V
8
C, CAPACITANCE (pF)
1000
6
C
OSS
≅
C
DS
+ C
GD
4
WAVEFORMS IN
DESCENDING ORDER:
I
D
= 20A
I
D
= 10A
100
C
RSS
=
C
GD
30
0.1
1.0
10
60
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
2
0
0
5
10
15
25
20
Q
g
, GATE CHARGE (nC)
30
35
40
NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.
FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT
GATE CURRENT
400
V
GS
= 4.5V, V
DD
= 30V, I
D
= 20A
300
V
GS
= 10V, V
DD
= 30V, I
D
= 20A
250
SWITCHING TIME (ns)
SWITCHING TIME (ns)
300
t
r
200
t
f
100
t
d(ON)
0
0
10
20
30
40
R
GS
, GATE TO SOURCE RESISTANCE (Ω)
50
t
d(OFF)
200
t
d(OFF)
150
100
t
r
50
0
0
20
30
40
R
GS
, GATE TO SOURCE RESISTANCE (Ω)
10
50
t
d(ON)
t
f
FIGURE 15. SWITCHING TIME vs GATE RESISTANCE
FIGURE 16. SWITCHING TIME vs GATE RESISTANCE
©2005 Fairchild Semiconductor Corporation
HUF76429D3, HUF76429D3S Rev. B1
PCB设计
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
