I GNS
D ES
EW U C T
OR N
Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules
ROD
DF
NDE ITUTE P , X9520
T
MME
2329
ECO E SUBS ISL2
Data Sheet
January 3, 2006
FN8210.1
R
,
N O T SSI B L
2326
PO
ISL2
820,
X95
®
X9525
Dual DCP, EEPROM Memory
FEATURES
• Two Digitally Controlled Potentiometers (DCP’s)
—100 Tap - 10kΩ
—256 Tap - 50kΩ
—Non-Volatile
—Write Protect Function
• 2kbit EEPROM Memory with Write Protect & Block
Lock
TM
• Device ID Addressability
• 2-Wire Industry Standard Serial Interface
—Complies to the Gigabit Interface Converter
(GBIC) specification
—Addressable
• Single Supply Operation
—2.7V to 5.5V
• Hot Pluggable
• Package
—20 Pin TSSOP
• Pb-Free Plus Anneal Available (RoHS Compliant)
BLOCK DIAGRAM
DESCRIPTION
The X9525 combines two Digitally Controlled Potentiom-
eters (DCP’s), and integrated EEPROM with Block
Lock™ protection. All functions of the X9525 are
accessed by an industry standard 2-Wire serial interface.
The DCP’s of the X9525 may be utilized to control the
bias and modulation currents of the laser diode in a Fiber
Optic module. The 2kbit integrated EEPROM may be
used to store module definition data.
The features of the X9525 are ideally suited to simplifying
the design of fiber optic modules which comply to the Gi-
gabit Interface Converter (GBIC) specification. The inte-
gration of these functions into one package significantly
reduces board area, cost and increases reliability of laser
diode modules.
WIPER
COUNTER
REGISTER
8
R
H1
R
W1
R
L1
WP
PROTECT
LOGIC
8 - BIT
NONVOLATILE
MEMORY
SDA
SCL
Ao
DATA
REGISTER
COMMAND
DECODE &
CONTROL
LOGIC
THRESHOLD
RESET LOGIC
4
CONSTAT
REGISTER
WIPER
COUNTER
REGISTER
R
H2
R
W2
R
L2
2kbit
EEPROM
ARRAY
8 - BIT
NONVOLATILE
MEMORY
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
©2001 Intersil Inc., Patents Pending. Copyright Intersil Americas Inc. 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
X9525
Ordering Information
PART NUMBER
X9525V20I
X9525V20IZ
PART
MARKING
X9525VI
X9525VZI
TEMP
RANGE (°C)
-40 to +85
-40 to +85
PACKAGE
20 Ld TSSOP
20 Ld TSSOP
(Pb-free)
PIN CONFIGURATION
20 Pin TSSOP
R
H2
R
W2
R
L2
NC
NC
A
0
WP
SCL
SDA
V
SS
*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
NC
NC
NC
NC
NC
NC
R
H1
R
W1
R
L1
NOT TO SCALE
PIN ASSIGNMENT
Pin
1
2
3
Name
R
H2
R
w2
R
L2
A
0
Function
Connection to end of resistor array for (the 256 Tap) DCP 2.
Connection to terminal equivalent to the “Wiper” of a mechanical potentiometer for DCP 2.
Connection to other end of resistor array for (the 256 Tap) DCP 2.
Physical Device Address input. A match in the slave address serial data stream, and the Physical De-
vice Address input pin must be in order to initiate communication with the X9525. A maximum of two
(2) devices may occupy the same 2-wire serial bus.
Write Protect Control Pin. WP pin is a TTL level compatible input. When held HIGH, Write Protection
is enabled. In the enabled state, this pin prevents all nonvolatile “write” operations. Also, when the Write
Protection is enabled, and the device Block Lock feature is active (i.e. the Block Lock bits are NOT
[0,0]), then no “write” (volatile or nonvolatile) operations can be performed in the device (including the
wiper position of any of the integrated Digitally Controlled Potentiometers (DCPs). The WP pin uses an
internal “pull-up” resistor, thus if left floating the write protection feature is enabled.
Serial Clock. This is a TTL level compatible input pin used to control the serial bus timing for data input
and output.
Serial Data. SDA is a bidirectional TTL level compatible pin used to transfer data into and out of the
device. The SDA pin input buffer is always active (not gated). This pin requires an external pull up
resistor.
Ground.
Connection to other end of resistor for (the 100 Tap) DCP 1.
Connection to terminal equivalent to the “Wiper” of a mechanical potentiometer for DCP 1.
Connection to end of resistor array for (the 100 Tap) DCP 1.
Supply Voltage.
No Connect
6
7
WP
8
9
10
11
12
13
20
SCL
SDA
Vss
R
L1
R
W1
R
H1
V
CC
4, 5, 14, 15,
16, 17, 18,
19
NC
2
FN8210.1
January 3, 2006
X9525
SCL
SDA
Data Stable
Figure 1.
Data Change
Data Stable
Valid Data Changes on the SDA Bus
PRINCIPLES OF OPERATION
SERIAL INTERFACE
Serial Stop Condition
All communications must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH. The STOP condition is also used to
place the device into the Standby power mode after a
read sequence. A STOP condition can only be issued
after the transmitting device has released the bus. See
Figure 2.
Serial Interface Conventions
The device supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter, and the receiving device as the
receiver. The device controlling the transfer is called the
master and the device being controlled is called the
slave. The master always initiates data transfers, and
provides the clock for both transmit and receive opera-
tions. Therefore, the X9525 operates as a slave in all
applications.
Serial Acknowledge
An ACKNOWLEDGE (ACK) is a software convention
used to indicate a successful data transfer. The trans-
mitting device, either master or slave, will release the
bus after transmitting eight bits. During the ninth clock
cycle, the receiver will pull the SDA line LOW to
ACKNOWLEDGE that it received the eight bits of data.
Refer to Figure 3.
The device will respond with an ACKNOWLEDGE after
recognition of a START condition if the correct Device
Identifier bits are contained in the Slave Address Byte. If
a write operation is selected, the device will respond with
an ACKNOWLEDGE after the receipt of each subse-
quent eight bit word.
In the read mode, the device will transmit eight bits of
data, release the SDA line, then monitor the line for an
ACKNOWLEDGE. If an ACKNOWLEDGE is detected
and no STOP condition is generated by the master, the
device will continue to transmit data. The device will ter-
Serial Clock and Data
Data states on the SDA line can change only while SCL
is LOW. SDA state changes while SCL is HIGH are
reserved for indicating START and STOP conditions.
See Figure 1. On power-up of the X9525, the SDA pin is
in the input mode.
Serial Start Condition
All commands are preceded by the START condition,
which is a HIGH to LOW transition of SDA while SCL is
HIGH. The device continuously monitors the SDA and
SCL lines for the START condition and does not respond
to any command until this condition has been met. See
Figure 2.
SCL
SDA
Start
Figure 2.
Stop
Valid Start and Stop Conditions
3
FN8210.1
January 3, 2006
X9525
SCL
from
Master
Data Output
from
Transmitter
Data Output
from
Receiver
1
8
9
Start
Figure 3.
Acknowledge
Acknowledge Response From Receiver
—The next two bits (SA2 - SA1) are the Internal Device
Address bits. Setting these bits to 00 internally selects
the EEPROM array, while setting these bits to 11
selects the DCP structures in the X9525. The CON-
STAT Register may be selected using the Internal
Device Address 10.
—The Least Significant Bit of the Slave Address (SA0)
Byte is the R/W bit. This bit defines the operation to be
performed on the device being addressed (as defined
in the bits SA2 - SA1). When the R/W bit is “1”, then a
READ operation is selected. A “0” selects a WRITE
operation (Refer to Figure 4.)
minate further data transmissions if an ACKNOWLEDGE
is not detected. The master must then issue a STOP
condition to place the device into a known state.
DEVICE INTERNAL ADDRESSING
Addressing Protocol Overview
The user addressable internal components of the X9525
can be split up into three main parts:
—Two Digitally Controlled Potentiometers (DCPs)
—EEPROM array
—Control and Status (CONSTAT) Register
Depending upon the operation to be performed on
each of these individual parts, a 1, 2 or 3 Byte proto-
col is used. All operations however must begin with
the Slave Address Byte being issued on the SDA pin.
The Slave address selects the part of the X9525 to
be addressed, and specifies if a Read or Write opera-
tion is to be performed.
It should be noted that in order to perform a write opera-
tion to either a DCP or the EEPROM array, the Write
Enable Latch (WEL) bit must first be set (See “BL1, BL0:
Block Lock protection bits - (Nonvolatile)” on page 12.)
SA7
SA6 SA5
SA4
SA3
SA2
SA1
SA0
1 0 1
DEVICE TYPE
IDENTIFIER
0
A
0
R/W
PHYSICAL INTERNAL READ /
DEVICE
DEVICE WRITE
ADDRESS ADDRESS
Internal Address
(SA2 - SA1)
Internally Addressed
Device
EEPROM Array
CONSTAT Register
DCP
00
10
11
Bit SA0
0
1
Slave Address Byte
Following a START condition, the master must output a
Slave Address Byte (Refer to Figure 4.). This byte con-
sists of four parts:
—The Device Type Identifier which consists of the most
significant four bits of the Slave Address (SA7 - SA4).
The Device Type Identifier must always be set to 1010
in order to select the X9525.
—SA3 is the Physical Device Address bit, whose logic
level must match that of the corresponding A
0
pin in
order to enable communication to the X9525.
Operation
WRITE
READ
Figure 4.
Slave Address Format
4
FN8210.1
January 3, 2006
X9525
Nonvolatile Write Acknowledge Polling
After a nonvolatile write command sequence (for either
the EEPROM array, the Non Volatile Memory of a DCP
(NVM), or the CONSTAT Register) has been correctly
issued (including the final STOP condition), the X9525
initiates an internal high voltage write cycle. This cycle
typically requires 5 ms. During this time, no further Read
or Write commands can be issued to the device. Write
Acknowledge Polling is used to determine when this high
voltage write cycle has been completed.
To perform acknowledge polling, the master issues a
START condition followed by a Slave Address Byte. The
Slave Address issued must contain a valid Internal
Device Address. The LSB of the Slave Address (R/W)
can be set to either 1 or 0 in this case. If the device is still
busy with the high voltage cycle then no ACKNOWL-
EDGE will be returned. If the device has completed the
write operation, an ACKNOWLEDGE will be returned
and the host can then proceed with a read or write opera-
tion. (Refer to Figure 5.).
Byte load completed
by issuing STOP.
Enter ACK Polling
N
R
Hx
WIPER
COUNTER
REGISTER
(WCR)
DECODER
“WIPER”
FET
SWITCHES
RESISTOR
ARRAY
NON
VOLATILE
MEMORY
(NVM)
2
1
0
R
Lx
R
Wx
Figure 6.
DCP Internal Structure
DIGITALLY CONTROLLED POTENTIOMETERS
DCP Functionality
The X9525 includes two independent resistor arrays.
These arrays respectively contain 99 and 255 discrete
resistive segments that are connected in series. The
physical ends of each array are equivalent to the fixed
terminals of a mechanical potentiometer (R
Hx
and R
Lx
inputs - where x = 1,2).
At both ends of each array and between each resistor
segment there is a CMOS switch connected to the wiper
(R
w
x
) output. Within each individual array, only one
switch may be turned on at any one time. These
switches are controlled by the Wiper Counter Register
(WCR) (See Figure 6). The WCR is a volatile register.
Issue STOP
Issue START
Issue Slave Address
Byte (Read or Write)
Issue STOP
ACK
returned?
YES
High Voltage Cycle
complete. Continue
command sequence?
YES
Continue normal
Read or Write
command sequence
NO
NO
On power-up of the X9525, wiper position data is auto-
matically loaded into the WCR from its associated Non
Volatile Memory (NVM) Register. The intial values of the
DCP WCR’s (before the contents of the NVM is loaded
into the WCR) are 0 and 255 for DCP1 (100 tap) and
DCP2 (256 tap) respectively. The data in the WCR is
then decoded to select and enable one of the respective
FET switches. A “make before break” sequence is used
internally for the FET switches when the wiper is moved
from one tap position to another.
PROCEED
Figure 5.
Acknowledge Polling Sequence
5
FN8210.1
January 3, 2006
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
