WAN PLL
IDT82V3285A
Version -
August 7, 2009
6024 Silver Creek Valley Road, San Jose, CA 95138
Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 284-2775
Printed in U.S.A.
© 2009 Integrated Device Technology, Inc.
DISCLAIMER
Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best pos-
sible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry
described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other
rights, of Integrated Device Technology, Inc.
LIFE SUPPORT POLICY
Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is exe-
cuted between the manufacturer and an officer of IDT.
1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in
accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its
safety or effectiveness.
Table of Contents
FEATURES .............................................................................................................................................................................. 9
HIGHLIGHTS.................................................................................................................................................................................................... 9
MAIN FEATURES ............................................................................................................................................................................................ 9
OTHER FEATURES ......................................................................................................................................................................................... 9
APPLICATIONS....................................................................................................................................................................... 9
DESCRIPTION....................................................................................................................................................................... 10
FUNCTIONAL BLOCK DIAGRAM ........................................................................................................................................ 11
1 PIN ASSIGNMENT ........................................................................................................................................................... 12
2 PIN DESCRIPTION .......................................................................................................................................................... 13
3 FUNCTIONAL DESCRIPTION ......................................................................................................................................... 18
RESET ........................................................................................................................................................................................................... 18
MASTER CLOCK .......................................................................................................................................................................................... 18
INPUT CLOCKS & FRAME SYNC SIGNAL ................................................................................................................................................. 19
3.3.1 Input Clocks .................................................................................................................................................................................... 19
3.3.2 Frame SYNC Input Signals ............................................................................................................................................................ 19
3.4 INPUT CLOCK PRE-DIVIDER ...................................................................................................................................................................... 20
3.5 INPUT CLOCK QUALITY MONITORING ..................................................................................................................................................... 21
3.5.1 Activity Monitoring ......................................................................................................................................................................... 21
3.5.2 Frequency Monitoring ................................................................................................................................................................... 22
3.6 T0 / T4 DPLL INPUT CLOCK SELECTION .................................................................................................................................................. 23
3.6.1 External Fast Selection (T0 only) .................................................................................................................................................. 23
3.6.2 Forced Selection ............................................................................................................................................................................ 24
3.6.3 Automatic Selection ....................................................................................................................................................................... 24
3.7 SELECTED INPUT CLOCK MONITORING .................................................................................................................................................. 25
3.7.1 T0 / T4 DPLL Locking Detection ................................................................................................................................................... 25
3.7.1.1 Fast Loss .......................................................................................................................................................................... 25
3.7.1.2 Coarse Phase Loss .......................................................................................................................................................... 25
3.7.1.3 Fine Phase Loss ............................................................................................................................................................... 25
3.7.1.4 Hard Limit Exceeding ....................................................................................................................................................... 25
3.7.2 Locking Status ............................................................................................................................................................................... 25
3.7.3 Phase Lock Alarm (T0 only) .......................................................................................................................................................... 26
3.8 SELECTED INPUT CLOCK SWITCH ........................................................................................................................................................... 27
3.8.1 Input Clock Validity ........................................................................................................................................................................ 27
3.8.2 Selected Input Clock Switch ......................................................................................................................................................... 27
3.8.2.1 Revertive Switch ............................................................................................................................................................... 27
3.8.2.2 Non-Revertive Switch (T0 only) ........................................................................................................................................ 28
3.8.3 Selected / Qualified Input Clocks Indication ................................................................................................................................ 28
3.9 SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE ....................................................................................................... 29
3.9.1 T0 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 29
3.9.2 T4 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 31
3.10 T0 / T4 DPLL OPERATING MODE ............................................................................................................................................................... 32
3.10.1 T0 DPLL Operating Mode .............................................................................................................................................................. 32
3.10.1.1 Free-Run Mode ................................................................................................................................................................ 32
3.10.1.2 Pre-Locked Mode ............................................................................................................................................................. 32
3.10.1.3 Locked Mode .................................................................................................................................................................... 32
3.10.1.3.1 Temp-Holdover Mode .................................................................................................................................... 32
3.1
3.2
3.3
Table of Contents
3
August 7, 2009
IDT82V3285A
WAN PLL
3.11
3.12
3.13
3.14
3.15
3.16
3.17
4.1
5.1
5.2
5.3
5.4
5.5
4 TYPICAL APPLICATION ................................................................................................................................................. 45
MASTER / SLAVE APPLICATION ............................................................................................................................................................... 45
EPROM MODE .............................................................................................................................................................................................. 47
MULTIPLEXED MODE .................................................................................................................................................................................. 48
INTEL MODE ................................................................................................................................................................................................. 50
MOTOROLA MODE ...................................................................................................................................................................................... 52
SERIAL MODE .............................................................................................................................................................................................. 54
3.10.1.4 Lost-Phase Mode ............................................................................................................................................................. 32
3.10.1.5 Holdover Mode ................................................................................................................................................................. 32
3.10.1.5.1 Automatic Instantaneous ............................................................................................................................... 33
3.10.1.5.2 Automatic Slow Averaged ............................................................................................................................. 33
3.10.1.5.3 Automatic Fast Averaged .............................................................................................................................. 33
3.10.1.5.4 Manual ........................................................................................................................................................... 33
3.10.1.5.5 Holdover Frequency Offset Read .................................................................................................................. 33
3.10.1.6 Pre-Locked2 Mode ........................................................................................................................................................... 33
3.10.2 T4 DPLL Operating Mode .............................................................................................................................................................. 33
3.10.2.1 Free-Run Mode ................................................................................................................................................................ 33
3.10.2.2 Locked Mode .................................................................................................................................................................... 33
3.10.2.3 Holdover Mode ................................................................................................................................................................. 33
T0 / T4 DPLL OUTPUT ................................................................................................................................................................................. 35
3.11.1 PFD Output Limit ............................................................................................................................................................................ 35
3.11.2 Frequency Offset Limit .................................................................................................................................................................. 35
3.11.3 PBO (T0 only) ................................................................................................................................................................................. 35
3.11.4 Phase Offset Selection (T0 only) .................................................................................................................................................. 35
3.11.5 Four Paths of T0 / T4 DPLL Outputs ............................................................................................................................................. 35
3.11.5.1 T0 Path ............................................................................................................................................................................. 35
3.11.5.2 T4 Path ............................................................................................................................................................................. 36
T0 / T4 APLL ................................................................................................................................................................................................. 37
OUTPUT CLOCKS & FRAME SYNC SIGNALS ........................................................................................................................................... 37
3.13.1 Output Clocks ................................................................................................................................................................................. 37
3.13.2 Frame SYNC Output Signals ......................................................................................................................................................... 39
MASTER / SLAVE CONFIGURATION ......................................................................................................................................................... 42
INTERRUPT SUMMARY ............................................................................................................................................................................... 43
T0 AND T4 SUMMARY ................................................................................................................................................................................. 43
POWER SUPPLY FILTERING TECHNIQUES ............................................................................................................................................. 44
5 MICROPROCESSOR INTERFACE .................................................................................................................................. 46
6 JTAG ................................................................................................................................................................................ 56
7 PROGRAMMING INFORMATION .................................................................................................................................... 57
7.1
7.2
REGISTER MAP ............................................................................................................................................................................................ 57
REGISTER DESCRIPTION ........................................................................................................................................................................... 62
7.2.1 Global Control Registers ............................................................................................................................................................... 62
7.2.2 Interrupt Registers ......................................................................................................................................................................... 71
7.2.3 Input Clock Frequency & Priority Configuration Registers ....................................................................................................... 75
7.2.4 Input Clock Quality Monitoring Configuration & Status Registers ........................................................................................... 86
7.2.5 T0 / T4 DPLL Input Clock Selection Registers ............................................................................................................................. 97
7.2.6 T0 / T4 DPLL State Machine Control Registers ......................................................................................................................... 102
7.2.7 T0 / T4 DPLL & APLL Configuration Registers .......................................................................................................................... 104
7.2.8 Output Configuration Registers .................................................................................................................................................. 118
7.2.9 PBO & Phase Offset Control Registers ...................................................................................................................................... 125
7.2.10 Synchronization Configuration Registers ................................................................................................................................. 127
JUNCTION TEMPERATURE ...................................................................................................................................................................... 128
EXAMPLE OF JUNCTION TEMPERATURE CALCULATION ................................................................................................................... 128
8 THERMAL MANAGEMENT ........................................................................................................................................... 128
8.1
8.2
Table of Contents
4
August 7, 2009
IDT82V3285A
WAN PLL
9 ELECTRICAL SPECIFICATIONS .................................................................................................................................. 130
9.1
9.2
9.3
ABSOLUTE MAXIMUM RATING ................................................................................................................................................................ 130
RECOMMENDED OPERATION CONDITIONS .......................................................................................................................................... 130
I/O SPECIFICATIONS ................................................................................................................................................................................. 131
9.3.1 CMOS Input / Output Port ............................................................................................................................................................ 131
9.3.2 PECL / LVDS Input / Output Port ................................................................................................................................................ 132
9.3.2.1 PECL Input / Output Port ................................................................................................................................................ 132
9.3.2.2 LVDS Input / Output Port ................................................................................................................................................ 134
9.3.2.3 Single-Ended Input for Differential Input ........................................................................................................................ 135
JITTER & WANDER PERFORMANCE ....................................................................................................................................................... 136
OUTPUT WANDER GENERATION ............................................................................................................................................................ 139
INPUT / OUTPUT CLOCK TIMING ............................................................................................................................................................. 140
OUTPUT CLOCK TIMING ........................................................................................................................................................................... 141
8.3
8.4
HEATSINK EVALUATION .......................................................................................................................................................................... 128
TQFP EPAD THERMAL RELEASE PATH ................................................................................................................................................. 129
PACKAGE DIMENSIONS.................................................................................................................................................... 146
ORDERING INFORMATION................................................................................................................................................ 149
9.4
9.5
9.6
9.7
Table of Contents
5
August 7, 2009
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
